{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T22:25:28Z","timestamp":1757629528988,"version":"3.44.0"},"reference-count":18,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[1987,8,1]],"date-time":"1987-08-01T00:00:00Z","timestamp":554774400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1987,8,1]],"date-time":"1987-08-01T00:00:00Z","timestamp":554774400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[1987,8]]},"DOI":"10.1016\/0743-7315(87)90026-8","type":"journal-article","created":{"date-parts":[[2004,2,23]],"date-time":"2004-02-23T15:14:09Z","timestamp":1077549249000},"page":"384-403","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":21,"title":["Analysis of interconnection networks with different arbiter designs"],"prefix":"10.1016","volume":"4","author":[{"given":"Laxmi N.","family":"Bhuyan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"year":"1984","series-title":"Computer Architecture and Parallel Processing","author":"Hwang","key":"10.1016\/0743-7315(87)90026-8_BIB1"},{"key":"10.1016\/0743-7315(87)90026-8_BIB2","series-title":"Proc. AFIPS Conf","article-title":"C\u00b7mmp\u2014A multi-mini processor","author":"Wulf","year":"1972"},{"key":"10.1016\/0743-7315(87)90026-8_BIB3","doi-asserted-by":"crossref","first-page":"1227","DOI":"10.1109\/TC.1982.1675947","article-title":"Bandwidth of crossbar and multibus connections for multiprocessors","author":"Lang","year":"1982","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(87)90026-8_BIB4","series-title":"Proc. Int. Conf on Parallel Processing","first-page":"225","article-title":"A combinatorial analysis of multibus multiprocessors","author":"Bhuyan","year":"1984"},{"issue":"3","key":"10.1016\/0743-7315(87)90026-8_BIB5","doi-asserted-by":"crossref","first-page":"328","DOI":"10.1016\/0743-7315(86)90019-5","article-title":"Analysis of multiple-bus interconnection networks","volume":"3","author":"Mudge","year":"1986","journal-title":"J. Parallel Distrib. Comput."},{"key":"10.1016\/0743-7315(87)90026-8_BIB6","first-page":"12","article-title":"A survey of interconnection networks","author":"Feng","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(87)90026-8_BIB7","doi-asserted-by":"crossref","first-page":"897","DOI":"10.1109\/T-C.1975.224335","article-title":"Analysis of memory interference in multiprocessor","author":"Bhandarkar","year":"1975","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(87)90026-8_BIB8","doi-asserted-by":"crossref","first-page":"771","DOI":"10.1109\/TC.1981.1675695","article-title":"Performance of processor-memory interconnections for multiprocessors","author":"Patel","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(87)90026-8_BIB9","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1109\/TC.1985.1676571","article-title":"An analysis of processor-memory interconnection networks","author":"Bhuyan","year":"1985","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(87)90026-8_BIB10","doi-asserted-by":"crossref","first-page":"1081","DOI":"10.1109\/TC.1983.1676168","article-title":"Design and performance of generalized interconnection networks","author":"Bhuyan","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(87)90026-8_BIB11","doi-asserted-by":"crossref","first-page":"1091","DOI":"10.1109\/TC.1983.1676169","article-title":"The performance of multistage interconnection networks for multiprocessors","author":"Kruskal","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(87)90026-8_BIB12","doi-asserted-by":"crossref","first-page":"545","DOI":"10.1109\/TC.1981.1675839","article-title":"Interference analysis of shuffle exchange networks","author":"Thanawastien","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(87)90026-8_BIB13","first-page":"990","article-title":"A general model for memory interference in multiprocessors","author":"Hoogendoorn","year":"1977","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(87)90026-8_BIB14","series-title":"Proc. 9th Annu. Symp. on Comput. Arch.","first-page":"311","article-title":"Probabilistic analysis of a crossbar switch","author":"Mudge","year":"1982"},{"key":"10.1016\/0743-7315(87)90026-8_BIB15","doi-asserted-by":"crossref","first-page":"918","DOI":"10.1109\/TC.1985.6312195","article-title":"Bandwidth availability of multiple-bus multiprocessors","author":"Das","year":"1985","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(87)90026-8_BIB16","doi-asserted-by":"crossref","first-page":"931","DOI":"10.1109\/T-C.1975.224339","article-title":"Asynchronous arbiter module","author":"Pearce","year":"1975","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(87)90026-8_BIB17","first-page":"120","article-title":"An asynchronous arbiter resolves resource allocation conflicts on a random priority basis","author":"S\u00f8e H\u00f8ejberg","year":"1977","journal-title":"Comput. Des."},{"key":"10.1016\/0743-7315(87)90026-8_BIB18","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1016\/0165-6074(82)90117-X","article-title":"M-users B-servers arbiter for multiple busses multiprocessors","author":"Lang","year":"1982","journal-title":"Microprocessing and Microprogramming"}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731587900268?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731587900268?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T14:28:53Z","timestamp":1757514533000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0743731587900268"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,8]]},"references-count":18,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1987,8]]}},"alternative-id":["0743731587900268"],"URL":"https:\/\/doi.org\/10.1016\/0743-7315(87)90026-8","relation":{},"ISSN":["0743-7315"],"issn-type":[{"type":"print","value":"0743-7315"}],"subject":[],"published":{"date-parts":[[1987,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Analysis of interconnection networks with different arbiter designs","name":"articletitle","label":"Article Title"},{"value":"Journal of Parallel and Distributed Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0743-7315(87)90026-8","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1987 Published by Elsevier Inc.","name":"copyright","label":"Copyright"}]}}