{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T22:24:10Z","timestamp":1757629450026,"version":"3.44.0"},"reference-count":10,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1989,6,1]],"date-time":"1989-06-01T00:00:00Z","timestamp":612662400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1989,6,1]],"date-time":"1989-06-01T00:00:00Z","timestamp":612662400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[1989,6]]},"DOI":"10.1016\/0743-7315(89)90014-2","type":"journal-article","created":{"date-parts":[[2004,2,23]],"date-time":"2004-02-23T15:14:09Z","timestamp":1077549249000},"page":"692-703","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":3,"title":["Top-down designs of instruction systolic arrays for polynomial interpolation and evaluation"],"prefix":"10.1016","volume":"6","author":[{"given":"H.","family":"Schroder","sequence":"first","affiliation":[]}],"member":"78","reference":[{"year":"1965","series-title":"Elementary Numerical Analysis","author":"Conte","key":"10.1016\/0743-7315(89)90014-2_BIB1"},{"issue":"3","key":"10.1016\/0743-7315(89)90014-2_BIB2","doi-asserted-by":"crossref","first-page":"563","DOI":"10.1145\/321406.321418","article-title":"The organization of computations for uniform recurrence equations","volume":"14","author":"Karp","year":"1967","journal-title":"J. ACM"},{"year":"1986","series-title":"Numerical Algorithms","author":"Krishnamurthy","key":"10.1016\/0743-7315(89)90014-2_BIB3"},{"key":"10.1016\/0743-7315(89)90014-2_BIB4","series-title":"Systolic Arrays","article-title":"VLSI array processors","author":"Kung","year":"1987"},{"key":"10.1016\/0743-7315(89)90014-2_BIB5","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1016\/0167-9260(86)90038-6","article-title":"The instruction systolic array, a parallel architecture for VLSI","volume":"4","author":"Lang","year":"1986","journal-title":"Integration VLSI J."},{"key":"10.1016\/0743-7315(89)90014-2_BIB6","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1145\/6497.6500","article-title":"Iterated interpolation using a systolic array","volume":"12","author":"McKeown","year":"1986","journal-title":"ACM Trans. Math. Software"},{"key":"10.1016\/0743-7315(89)90014-2_BIB7","first-page":"113","article-title":"On the design of algorithms for VLSI systolic arrays","volume":"71","author":"Moldovan","year":"1983"},{"key":"10.1016\/0743-7315(89)90014-2_BIB8","first-page":"260","article-title":"Synthesis of systolic arrays for inductive problems","volume":"Vol. 258","author":"Mongenet","year":"1987"},{"key":"10.1016\/0743-7315(89)90014-2_BIB9","series-title":"Parallel Algorithms and Architectures","first-page":"281","article-title":"A comparison-based instruction systolic array","author":"Schmeck","year":"1986"},{"article-title":"The instruction systolic array\u2014A tradeoff between flexibility and speed","year":"1986","author":"Schroder","key":"10.1016\/0743-7315(89)90014-2_BIB10"}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731589900142?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731589900142?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T14:28:25Z","timestamp":1757514505000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0743731589900142"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,6]]},"references-count":10,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1989,6]]}},"alternative-id":["0743731589900142"],"URL":"https:\/\/doi.org\/10.1016\/0743-7315(89)90014-2","relation":{},"ISSN":["0743-7315"],"issn-type":[{"type":"print","value":"0743-7315"}],"subject":[],"published":{"date-parts":[[1989,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Top-down designs of instruction systolic arrays for polynomial interpolation and evaluation","name":"articletitle","label":"Article Title"},{"value":"Journal of Parallel and Distributed Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0743-7315(89)90014-2","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1989 Published by Elsevier Inc.","name":"copyright","label":"Copyright"}]}}