{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T22:24:40Z","timestamp":1757629480885,"version":"3.44.0"},"reference-count":28,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1989,12,1]],"date-time":"1989-12-01T00:00:00Z","timestamp":628473600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1989,12,1]],"date-time":"1989-12-01T00:00:00Z","timestamp":628473600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[1989,12]]},"DOI":"10.1016\/0743-7315(89)90029-4","type":"journal-article","created":{"date-parts":[[2004,2,23]],"date-time":"2004-02-23T15:14:09Z","timestamp":1077549249000},"page":"416-440","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":6,"title":["Performance analysis of a parallel logic simulation machine"],"prefix":"10.1016","volume":"7","author":[{"given":"Ken","family":"Wong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark A.","family":"Franklin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/0743-7315(89)90029-4_BIB1","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/TCAD.1983.1270024","article-title":"A logic simulation machine","volume":"CAD-2","author":"Abramovici","year":"1983","journal-title":"IEEE Trans. Comput.-Aided Design Integrated Circuits Systems"},{"issue":"4","key":"10.1016\/0743-7315(89)90029-4_BIB2","doi-asserted-by":"crossref","first-page":"617","DOI":"10.1109\/TCAD.1986.1270231","article-title":"Concurrency and communication in hardware simulators","volume":"CAD-5","author":"Agrawal","year":"1986","journal-title":"IEEE Trans. Comput.-Aided Design Integrated Circuits Systems"},{"key":"10.1016\/0743-7315(89)90029-4_BIB3","series-title":"Proc. 24th Design Automation Conference","first-page":"101","article-title":"Architecture and design of the MARS hardware accelerator","author":"Agrawal","year":"1987"},{"key":"10.1016\/0743-7315(89)90029-4_BIB4","series-title":"Proc. 1985 International Conference on Parallel Processing","first-page":"503","article-title":"Distributed discrete event simulation using data flow","author":"Ashok","year":"1985"},{"issue":"3","key":"10.1016\/0743-7315(89)90029-4_BIB5","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MDT.1984.5005647","article-title":"A survey of hardware accelerators used in computer-aided design","volume":"1","author":"Blank","year":"1984","journal-title":"IEEE Design Test Comput."},{"article-title":"Lsim: A gate-switch level logic simulator","year":"1985","author":"Chamberlain","key":"10.1016\/0743-7315(89)90029-4_BIB6"},{"key":"10.1016\/0743-7315(89)90029-4_BIB7","series-title":"IEEE Proc. International Conference on Computer Design (ICCD-88)","first-page":"540","article-title":"Simulated annealing on a multiprocessor","author":"Chamberlain","year":"1988"},{"issue":"3","key":"10.1016\/0743-7315(89)90029-4_BIB8","doi-asserted-by":"crossref","first-page":"405","DOI":"10.1109\/TCAD.1986.1270209","article-title":"Collecting data about logic simulation","volume":"CAD-5","author":"Chamberlain","year":"1986","journal-title":"IEEE Trans. Comput.-Aided Design"},{"key":"10.1016\/0743-7315(89)90029-4_BIB9","series-title":"Proc. International Conference on Computer-Aided Design (ICCAD-88)","first-page":"272","article-title":"Discrete-event simulation on hypercube architectures","author":"Chamberlain","year":"1988"},{"issue":"11","key":"10.1016\/0743-7315(89)90029-4_BIB10","doi-asserted-by":"crossref","first-page":"198","DOI":"10.1145\/358598.358613","article-title":"Asynchronous distributed simulation via a sequence of parallel computations","volume":"24","author":"Chandy","year":"1981","journal-title":"Comm. ACM."},{"key":"10.1016\/0743-7315(89)90029-4_BIB11","series-title":"Proc. 19th Design Automation Conference","first-page":"55","article-title":"The Yorktown simulation engine","author":"Denneau","year":"1982"},{"key":"10.1016\/0743-7315(89)90029-4_BIB12","series-title":"Proc. 1984 International Conference on Parallel Processing","first-page":"449","article-title":"Parallel machines and algorithms for discrete-event simulation","author":"Franklin","year":"1984"},{"key":"10.1016\/0743-7315(89)90029-4_BIB13","series-title":"Proc. 22nd Design Automation Conference","first-page":"338","article-title":"MuSiC: An event-flow computer for fast simulation of digital systems","author":"Hahn","year":"1985"},{"year":"1978","series-title":"Computer Architecture and Organization","author":"Hayes","key":"10.1016\/0743-7315(89)90029-4_BIB14"},{"key":"10.1016\/0743-7315(89)90029-4_BIB15","series-title":"Proc. 22nd Design Automation Conference","first-page":"352","article-title":"The STE-264 accelerated electronic CAD system","author":"Hefferan","year":"1985"},{"key":"10.1016\/0743-7315(89)90029-4_BIB16","series-title":"Proc. IEEE International Conference on Computer Design (ICCD '83)","first-page":"580","article-title":"Introduction to the IBM Los Gatos logic simulation machine","author":"Howard","year":"1983"},{"key":"10.1016\/0743-7315(89)90029-4_BIB17","series-title":"Proc. International Conference on Parallel Processing","first-page":"384","article-title":"Virtual time","author":"Jefferson","year":"1983"},{"key":"10.1016\/0743-7315(89)90029-4_BIB18","first-page":"2873","article-title":"Special-purpose computer for logic simulation using distributed processing","author":"Levendel","year":"1983","journal-title":"Bell System Tech. J."},{"key":"10.1016\/0743-7315(89)90029-4_BIB19","series-title":"Proc. 19th Design Automation Conference","first-page":"51","article-title":"The York town simulation engine: Introduction","author":"Pfister","year":"1982"},{"year":"1985","series-title":"The Mach 1000 simulation engine. Product description","author":"Silicon Solutions Corporation","key":"10.1016\/0743-7315(89)90029-4_BIB20"},{"key":"10.1016\/0743-7315(89)90029-4_BIB21","series-title":"Proc. 23rd Design Automation Conference","first-page":"2","article-title":"II. Fundamentals of parallel logic simulation","author":"Smith","year":"1986"},{"key":"10.1016\/0743-7315(89)90029-4_BIB22","series-title":"IEEE International Conference on Computer-Aided Design (ICCAD-87)","first-page":"664","article-title":"An analysis of several approaches to circuit partitioning for parallel logic simulation","author":"Smith","year":"1987"},{"year":"1984","series-title":"Realfast Simulation Accelerator. Product description","author":"Valid Corporation","key":"10.1016\/0743-7315(89)90029-4_BIB23"},{"issue":"9","key":"10.1016\/0743-7315(89)90029-4_BIB24","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1145\/359588.359611","article-title":"Event manipulation for discrete simulations requiring large numbers of events","volume":"21","author":"Ulrich","year":"1978","journal-title":"Comm. ACM"},{"key":"10.1016\/0743-7315(89)90029-4_BIB25","series-title":"Proc. 23rd Design Automation Conference","first-page":"13","article-title":"Statistics on logic simulation","author":"Wong","year":"1986"},{"key":"10.1016\/0743-7315(89)90029-4_BIB26","series-title":"Hardware Accelerators for Electrical CAD","first-page":"80","article-title":"Load and communications balancing on multiprocessor logic simulation engines","author":"Wong","year":"1988"},{"year":"1986","series-title":"MX and MXT series. Product description","author":"Xcelerated Computer Aided Technology Inc","key":"10.1016\/0743-7315(89)90029-4_BIB27"},{"year":"1983","series-title":"The Zycad logic evaluator. Product description","author":"Zycad Corporation","key":"10.1016\/0743-7315(89)90029-4_BIB28"}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731589900294?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731589900294?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T14:30:33Z","timestamp":1757514633000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0743731589900294"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,12]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1989,12]]}},"alternative-id":["0743731589900294"],"URL":"https:\/\/doi.org\/10.1016\/0743-7315(89)90029-4","relation":{},"ISSN":["0743-7315"],"issn-type":[{"type":"print","value":"0743-7315"}],"subject":[],"published":{"date-parts":[[1989,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Performance analysis of a parallel logic simulation machine","name":"articletitle","label":"Article Title"},{"value":"Journal of Parallel and Distributed Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0743-7315(89)90029-4","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1989 Published by Elsevier Inc.","name":"copyright","label":"Copyright"}]}}