{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T22:24:30Z","timestamp":1757629470522,"version":"3.44.0"},"reference-count":20,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1989,12,1]],"date-time":"1989-12-01T00:00:00Z","timestamp":628473600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1989,12,1]],"date-time":"1989-12-01T00:00:00Z","timestamp":628473600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[1989,12]]},"DOI":"10.1016\/0743-7315(89)90030-0","type":"journal-article","created":{"date-parts":[[2004,2,23]],"date-time":"2004-02-23T15:14:09Z","timestamp":1077549249000},"page":"441-463","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":14,"title":["Designing linear systolic arrays"],"prefix":"10.1016","volume":"7","author":[{"given":"V.K.","family":"Prasanna Kumar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu-Chen","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0743-7315(89)90030-0_BIB1","series-title":"Proc. International Conference on Parallel Processing","article-title":"Unifying VLSI array designs with geometric transformations","author":"Cappello","year":"1983"},{"issue":"4","key":"10.1016\/0743-7315(89)90030-0_BIB2","doi-asserted-by":"crossref","first-page":"461","DOI":"10.1016\/0743-7315(86)90010-9","article-title":"A design methodology for synthesizing parallel algorithms and architectures","volume":"3","author":"Chen","year":"1986","journal-title":"J. Parallel Distrib. Comput."},{"key":"10.1016\/0743-7315(89)90030-0_BIB3","series-title":"Proc. International Conference on Parallel Processing","article-title":"Memory and modularity in systolic array implementations","author":"Fisher","year":"1985"},{"issue":"11","key":"10.1016\/0743-7315(89)90030-0_BIB4","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1985.1676536","article-title":"Gracefully degradable processor arrays","volume":"C-34","author":"Fortes","year":"1986","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(89)90030-0_BIB5","series-title":"Proc. Caltech Conference on VLSI","article-title":"Direct VLSI implementation of combinatorial algorithms","author":"Guibas","year":"1979"},{"year":"1984","series-title":"Computer Architecture and Parallel Processing","author":"Hwang","key":"10.1016\/0743-7315(89)90030-0_BIB6"},{"key":"10.1016\/0743-7315(89)90030-0_BIB7","doi-asserted-by":"crossref","DOI":"10.1145\/2422.322421","article-title":"Information transfer in distributed computing with applications to VLSI","author":"Ja'Ja'","year":"1984","journal-title":"J. Assoc. Comput. Mach."},{"issue":"10","key":"10.1016\/0743-7315(89)90030-0_BIB8","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1982.1675909","article-title":"Systolic processing and an implementation for signal and image processing","volume":"C-31","author":"Kulkarni","year":"1982","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"10.1016\/0743-7315(89)90030-0_BIB9","doi-asserted-by":"crossref","DOI":"10.1016\/0743-7315(84)90010-8","article-title":"Wafer-scale integration and two-level pipe-lined implementations","volume":"1","author":"Kung","year":"1984","journal-title":"J. Parallel Distrib. Comput."},{"key":"10.1016\/0743-7315(89)90030-0_BIB10","series-title":"Proc. SIAM Conference on Applied Mathematics","first-page":"256","article-title":"Systolic arrays (for VLSI)","author":"Kung","year":"1979"},{"key":"10.1016\/0743-7315(89)90030-0_BIB11","series-title":"Proc. IEEE","article-title":"On super computing with systolic\/ wavefront array processors","author":"Kung","year":"1984"},{"key":"10.1016\/0743-7315(89)90030-0_BIB12","doi-asserted-by":"crossref","DOI":"10.1007\/BF02253685","article-title":"Space time representations of computational structures","author":"Miranker","year":"1984","journal-title":"Computing"},{"article-title":"On mapping algorithms to linear and fault tolerant systolic arrays","year":"1986","author":"Prasanna Kumar","key":"10.1016\/0743-7315(89)90030-0_BIB13"},{"key":"10.1016\/0743-7315(89)90030-0_BIB14","series-title":"Proc. International Conference on Systolic Arrays","article-title":"On designing an optimal family of linear arrays for matrix multiplication","author":"Prasanna Kumar","year":"1988"},{"year":"1987","series-title":"Mapping dynamic programming onto linear array","author":"Prasanna Kumar","key":"10.1016\/0743-7315(89)90030-0_BIB15"},{"key":"10.1016\/0743-7315(89)90030-0_BIB16","series-title":"Proc. ICCD","article-title":"On systolic processing with bounded I\/O bandwidth","author":"Raghavendra","year":"1985"},{"issue":"11","key":"10.1016\/0743-7315(89)90030-0_BIB17","doi-asserted-by":"crossref","DOI":"10.1109\/TC.1984.1676369","article-title":"Modular matrix multiplication on a linear array","volume":"C-33","author":"Ramakrishnan","year":"1984","journal-title":"IEEE Trans. Comput."},{"year":"1984","series-title":"Computational Aspects of VLSI","author":"Ullman","key":"10.1016\/0743-7315(89)90030-0_BIB18"},{"key":"10.1016\/0743-7315(89)90030-0_BIB19","series-title":"Proc. International Conference on Parallel Processing","article-title":"Dynamic programming and transitive closure on linear pipelines","author":"Varman","year":"1984"},{"key":"10.1016\/0743-7315(89)90030-0_BIB20","series-title":"Proc. International Conference on Parallel Processing","article-title":"A fault-tolerant VLSI matrix multiplier","author":"Varman","year":"1986"}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731589900300?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731589900300?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T14:31:00Z","timestamp":1757514660000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0743731589900300"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,12]]},"references-count":20,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1989,12]]}},"alternative-id":["0743731589900300"],"URL":"https:\/\/doi.org\/10.1016\/0743-7315(89)90030-0","relation":{},"ISSN":["0743-7315"],"issn-type":[{"type":"print","value":"0743-7315"}],"subject":[],"published":{"date-parts":[[1989,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Designing linear systolic arrays","name":"articletitle","label":"Article Title"},{"value":"Journal of Parallel and Distributed Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0743-7315(89)90030-0","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1989 Published by Elsevier Inc.","name":"copyright","label":"Copyright"}]}}