{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T22:25:25Z","timestamp":1757629525281,"version":"3.44.0"},"reference-count":16,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1989,2,1]],"date-time":"1989-02-01T00:00:00Z","timestamp":602294400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1989,2,1]],"date-time":"1989-02-01T00:00:00Z","timestamp":602294400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[1989,2]]},"DOI":"10.1016\/0743-7315(89)90043-9","type":"journal-article","created":{"date-parts":[[2004,2,23]],"date-time":"2004-02-23T15:14:09Z","timestamp":1077549249000},"page":"69-89","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":22,"title":["A reconfigurable fully parallel associative processor"],"prefix":"10.1016","volume":"6","author":[{"given":"Isaac D.","family":"Scherson","sequence":"first","affiliation":[]},{"given":"Sener","family":"Ilgen","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0743-7315(89)90043-9_BIB1","doi-asserted-by":"crossref","unstructured":"Batcher, K.E. STARAN parallel processor system hardware. Proc. 1974 National Computer Conference (AFIPS), pp. 405\u2013410.","DOI":"10.1145\/1500175.1500260"},{"issue":"7","key":"10.1016\/0743-7315(89)90043-9_BIB2","doi-asserted-by":"crossref","first-page":"836","DOI":"10.1109\/TC.1980.1675684","article-title":"Design of a massively parallel processor","volume":"C-29","author":"Batcher","year":"1980","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"10.1016\/0743-7315(89)90043-9_BIB3","doi-asserted-by":"crossref","first-page":"377","DOI":"10.1109\/TC.1982.1676015","article-title":"Bit serial parallel processing systems","volume":"C-3l","author":"Batcher","year":"1982","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/0743-7315(89)90043-9_BIB4","unstructured":"Estrin, A., and Fuller, R. Algorithms for content-addressable memories. Proc. 1963 IEEE Pacific Computer Conference pp. 241\u2013253."},{"issue":"5","key":"10.1016\/0743-7315(89)90043-9_BIB5","doi-asserted-by":"crossref","first-page":"488","DOI":"10.1145\/321138.321147","article-title":"Algorithms for parallel search memories","volume":"9","author":"Falkolf","year":"1962","journal-title":"J. Assoc. Comput. Mach."},{"year":"1976","series-title":"Content Addressable Parallel Processors","author":"Foster","key":"10.1016\/0743-7315(89)90043-9_BIB6"},{"article-title":"A reconfigurable fully parallel associative processor","year":"1987","author":"Ilgen","key":"10.1016\/0743-7315(89)90043-9_BIB7"},{"key":"10.1016\/0743-7315(89)90043-9_BIB8","series-title":"Proc. International Conference on Parallel Processing","article-title":"Parallel processing on VLSI associative memory","author":"Ilgen","year":"1987"},{"issue":"2","key":"10.1016\/0743-7315(89)90043-9_BIB9","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1109\/JSSC.1970.1050115","article-title":"Integrated circuit CAM","volume":"SC-5","author":"Koo","year":"1970","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/0743-7315(89)90043-9_BIB10","unstructured":"Mundy, J. L., and Joynson, R. E. A high density associative memory. Proc. 1971 IEEE Computer Society Conference, pp. 189\u2013190."},{"key":"10.1016\/0743-7315(89)90043-9_BIB11","first-page":"722","article-title":"Associative memories and processors: An overview and selected bibliography","volume":"6","author":"Parhami","year":"1973"},{"year":"1983","series-title":"Associative memory cell and memory unit including same","author":"Ruhman","key":"10.1016\/0743-7315(89)90043-9_BIB12"},{"article-title":"Multi-operand associative processing and application to tomography and computer graphics","year":"1983","author":"Scherson","key":"10.1016\/0743-7315(89)90043-9_BIB13"},{"key":"10.1016\/0743-7315(89)90043-9_BIB14","doi-asserted-by":"crossref","unstructured":"Slade, A., and McMahon, H. O. A Cryotron catalog memory system. Proc. 1956 Eastern Joint Computer Conference, pp. 115\u2013120.","DOI":"10.1145\/1455533.1455560"},{"key":"10.1016\/0743-7315(89)90043-9_BIB15","unstructured":"Thurber, J. K., and Patton, P. C. Hardware floating point arithmetic on associative processor. Proc. 1972 IEEE Compcon, pp. 275\u2013278."},{"issue":"1","key":"10.1016\/0743-7315(89)90043-9_BIB16","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1145\/356683.356685","article-title":"Associative processor architecture\u2014A survey","volume":"9","author":"Yau","year":"1977","journal-title":"Comput. Surveys"}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731589900439?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0743731589900439?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T14:28:20Z","timestamp":1757514500000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0743731589900439"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,2]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1989,2]]}},"alternative-id":["0743731589900439"],"URL":"https:\/\/doi.org\/10.1016\/0743-7315(89)90043-9","relation":{},"ISSN":["0743-7315"],"issn-type":[{"type":"print","value":"0743-7315"}],"subject":[],"published":{"date-parts":[[1989,2]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A reconfigurable fully parallel associative processor","name":"articletitle","label":"Article Title"},{"value":"Journal of Parallel and Distributed Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0743-7315(89)90043-9","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1989 Published by Elsevier Inc.","name":"copyright","label":"Copyright"}]}}