{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T15:51:45Z","timestamp":1775577105782,"version":"3.50.1"},"reference-count":26,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1991,6,1]],"date-time":"1991-06-01T00:00:00Z","timestamp":675734400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1991,6,1]],"date-time":"1991-06-01T00:00:00Z","timestamp":675734400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2005,2,18]],"date-time":"2005-02-18T00:00:00Z","timestamp":1108684800000},"content-version":"vor","delay-in-days":5011,"URL":"http:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[1991,6]]},"DOI":"10.1016\/0743-7315(91)90014-z","type":"journal-article","created":{"date-parts":[[2004,2,23]],"date-time":"2004-02-23T15:14:09Z","timestamp":1077549249000},"page":"87-106","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":181,"title":["Tolerating latency through software-controlled prefetching in shared-memory multiprocessors"],"prefix":"10.1016","volume":"12","author":[{"given":"Todd","family":"Mowry","sequence":"first","affiliation":[]},{"given":"Anoop","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0743-7315(91)90014-Z_BIB1","series-title":"Proc. 17th Annual International Symposium on Computer Architecture","first-page":"2","article-title":"Weak ordering\u2014A new definition","author":"Adve","year":"1990"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB2","series-title":"Proc. 17th Annual International Symposium on Computer Architecture","first-page":"104","article-title":"April: A processor architecture for multiprocessing","author":"Agarwal","year":"1990"},{"issue":"4","key":"10.1016\/0743-7315(91)90014-Z_BIB3","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/6513.6514","article-title":"Cache coherence protocols: Evaluation using a multiprocessor simulation model","volume":"4","author":"Archibald","year":"1986","journal-title":"ACM Trans. Comput. Systems"},{"issue":"2","key":"10.1016\/0743-7315(91)90014-Z_BIB4","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/2.15","article-title":"Synchronization, coherence, and event ordering in multiprocessors","volume":"21","author":"Dubois","year":"1988","journal-title":"Computer"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB5","series-title":"Proc. 16th Annual International Symposium on Computer Architecture","first-page":"2","article-title":"Evaluating the performance of four snooping cache coherency protocols","author":"Eggers","year":"1989"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB6","series-title":"Proc. Fourth International Conference on Architectural Support for Programming Languages and Operating Systems","article-title":"Performance evaluation of memory consistency models for shared-memory multiprocessors","author":"Gharachorloo","year":"1991"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB7","series-title":"Proc. 17th Annual International Symposium on Computer Architecture","first-page":"15","article-title":"Memory consistency and event ordering in scalable shared-memory multiprocessors","author":"Gharachorloo","year":"1990"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB8","article-title":"Tango introduction and tutorial","author":"Goldschmidt","year":"1990"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB9","series-title":"Proc. International Conference on Supercomputing","article-title":"Compiler-directed data prefetching in multiprocessors with memory hierarchies","author":"Gornish","year":"1990"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB10","series-title":"Proc. 15th Annual International Symposium on Computer Architecture","first-page":"443","article-title":"MASA: A multithreaded processor architecture for parallel symbolic computing","author":"Halstead","year":"1988"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB11","series-title":"Parallel MIMD Computation: The HEP Supercomputer and Its Applications","year":"1985"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB12","series-title":"Proc. 8th Annual International Symposium on Computer Architecture","first-page":"81","article-title":"Lockup-free instruction fetch\/prefetch cache organization","author":"Kroft","year":"1981"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB13","first-page":"1","author":"Kuck","year":"1987"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB14","series-title":"Proc. 1987 International Conference on Parallel Processing","first-page":"28","article-title":"Data prefetching in shared memory multiprocessors","author":"Lee","year":"1987"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB15","series-title":"Proc. 14th Annual International Symposium on Computer Architecture","first-page":"253","article-title":"Multiprocessor cache design considerations","author":"Lee","year":"1987"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB16","article-title":"The effectiveness of caches and data prefetch buffers in largescale shared memory multiprocessors","author":"Lee","year":"1987"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB17","series-title":"Proc. COMPCON'90","first-page":"62","article-title":"Design of scalable shared-memory multiprocessors: The DASH approach","author":"Lenoski","year":"1990"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB18","series-title":"Proc. 17th Annual International Symposium on Computer Architecture","first-page":"148","article-title":"The directory-based cache coherence protocol for the DASH multiprocessor","author":"Lenoski","year":"1990"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB19","series-title":"Portable Programs for Parallel Processors","author":"Lusk","year":"1987"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB20","series-title":"Proc. AIAA Thermodynamics, Plasmadynamics and Lasers Conference","article-title":"Vectorization of a particle simulation method for hypersonic ratified flow","author":"McDonald","year":"1988"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB21","article-title":"Software methods for improvement of cache performance on supercomputer applications","author":"Porterfield","year":"1989"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB22","first-page":"118","article-title":"Concurrent miss resolution in multiprocessor caches","volume":"Vol. I","author":"Scheurich","year":"1988"},{"issue":"3","key":"10.1016\/0743-7315(91)90014-Z_BIB23","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1145\/356887.356892","article-title":"Cache memories","volume":"14","author":"Smith","year":"1982","journal-title":"Comput. Surveys"},{"issue":"6","key":"10.1016\/0743-7315(91)90014-Z_BIB24","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/54.41672","article-title":"Parallel distributed-time logic simulation","volume":"6","author":"Soule","year":"1989","journal-title":"IEEE Design Test Comput."},{"key":"10.1016\/0743-7315(91)90014-Z_BIB25","article-title":"Measurement, analysis, and improvement of the cache behavior of shared data in cache coherent multiprocessors","author":"Torrellas","year":"1990"},{"key":"10.1016\/0743-7315(91)90014-Z_BIB26","series-title":"Proc. 16th Annual International Symposium on Computer Architecture","first-page":"273","article-title":"Exploring the benefits of multiple hardware contexts in a multiprocessor architecture: Preliminary results","author":"Weber","year":"1989"}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:074373159190014Z?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:074373159190014Z?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T14:28:11Z","timestamp":1757514491000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/074373159190014Z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1991,6]]},"references-count":26,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1991,6]]}},"alternative-id":["074373159190014Z"],"URL":"https:\/\/doi.org\/10.1016\/0743-7315(91)90014-z","relation":{},"ISSN":["0743-7315"],"issn-type":[{"value":"0743-7315","type":"print"}],"subject":[],"published":{"date-parts":[[1991,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Tolerating latency through software-controlled prefetching in shared-memory multiprocessors","name":"articletitle","label":"Article Title"},{"value":"Journal of Parallel and Distributed Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0743-7315(91)90014-Z","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1991 Published by Elsevier Inc.","name":"copyright","label":"Copyright"}]}}