{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T22:25:54Z","timestamp":1757629554485,"version":"3.44.0"},"reference-count":17,"publisher":"Elsevier BV","issue":"4","license":[{"start":{"date-parts":[[1992,8,1]],"date-time":"1992-08-01T00:00:00Z","timestamp":712627200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[1992,8,1]],"date-time":"1992-08-01T00:00:00Z","timestamp":712627200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2005,2,18]],"date-time":"2005-02-18T00:00:00Z","timestamp":1108684800000},"content-version":"vor","delay-in-days":4584,"URL":"http:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Parallel and Distributed Computing"],"published-print":{"date-parts":[[1992,8]]},"DOI":"10.1016\/0743-7315(92)90052-o","type":"journal-article","created":{"date-parts":[[2004,2,23]],"date-time":"2004-02-23T15:14:09Z","timestamp":1077549249000},"page":"399-407","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":51,"title":["Programming for different memory consistency models"],"prefix":"10.1016","volume":"15","author":[{"given":"Kourosh","family":"Gharachorloo","sequence":"first","affiliation":[]},{"given":"Sarita V.","family":"Adve","sequence":"additional","affiliation":[]},{"given":"Anoop","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"John L.","family":"Hennessy","sequence":"additional","affiliation":[]},{"given":"Mark D.","family":"Hill","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/0743-7315(92)90052-O_BIB1","series-title":"Proc. 17th Annual International Symposium on Computer Architecture","first-page":"2","article-title":"Weak ordering\u2014A new definition","author":"Adve","year":"1990"},{"article-title":"A unified formalization of four shared-memory models","year":"1991","author":"Adve","key":"10.1016\/0743-7315(92)90052-O_BIB2"},{"key":"10.1016\/0743-7315(92)90052-O_BIB3","unstructured":"Adve, S. V., Gharachlorloo, K., Hill, M. D., Gupta, A., and Hennessy, J. L. A framework for defining, implementing, and proving equivalences among memory models. Computer Sciences Tech. Rep., University of Wisconsin, Madison, in press."},{"key":"10.1016\/0743-7315(92)90052-O_BIB4","series-title":"Proc. 13th Annual International Symposium on Computer Architecture","first-page":"434","article-title":"Memory access buffering in multiprocessors","author":"Dubois","year":"1986"},{"key":"10.1016\/0743-7315(92)90052-O_BIB5","series-title":"Proc. 17th Annual International Symposium on Computer Architecture","first-page":"15","article-title":"Memory consistency and event ordering in scalable shared-memory multiprocessors","author":"Gharachorloo","year":"1990"},{"key":"10.1016\/0743-7315(92)90052-O_BIB6","series-title":"Proc. 4th International Conference on Architectural Support for Programming Languages and Operating Systems","first-page":"245","article-title":"Performance evaluation of memory consistency models for shared-memory multiprocessors","author":"Gharachorloo","year":"1991"},{"key":"10.1016\/0743-7315(92)90052-O_BIB7","series-title":"Proc. 19th Annual International Symposium on Computer Architecture","first-page":"22","article-title":"Hiding memory latency using dynamic scheduling in shared-memory multiprocessors","author":"Gharachorloo","year":"1992"},{"key":"10.1016\/0743-7315(92)90052-O_BIB8","series-title":"Proc. Symposium on Parallel Algorithms and Architectures","first-page":"292","article-title":"Proving sequential consistency of high-performance shared memories","author":"Gibbons","year":"1991"},{"article-title":"Cache consistency and sequential consistency","year":"1991","author":"Goodman","key":"10.1016\/0743-7315(92)90052-O_BIB9"},{"issue":"2","key":"10.1016\/0743-7315(92)90052-O_BIB10","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/TC.1983.1676201","article-title":"The NYU ultracomputer\u2014Designing an MIMD shared memory parallel computer","volume":"C-32","author":"Gottlieb","year":"1983","journal-title":"IEEE Trans. Comput."},{"issue":"9","key":"10.1016\/0743-7315(92)90052-O_BIB11","doi-asserted-by":"crossref","first-page":"690","DOI":"10.1109\/TC.1979.1675439","article-title":"How to make a multiprocessor computer that correctly executes multiprocess programs","volume":"C-28","author":"Lamport","year":"1979","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"10.1016\/0743-7315(92)90052-O_BIB12","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1145\/103727.103729","article-title":"Algorithms for scalable synchronization on shared-memory multiprocessors","volume":"9","author":"Mellor-Crummey","year":"1991","journal-title":"ACM Trans. Comput. Systems"},{"key":"10.1016\/0743-7315(92)90052-O_BIB13","series-title":"Proc. Second Workshop on Languages and Compilers for Parallel Computing","article-title":"Compiling programs with user parallelism","author":"Midkiff","year":"1989"},{"key":"10.1016\/0743-7315(92)90052-O_BIB14","series-title":"Proc. 11th Annual International Symposium on Computer Architecture","first-page":"340","article-title":"Dynamic decentralized cache schemes for MIMD parallel processors","author":"Rudolph","year":"1984"},{"year":"1991","key":"10.1016\/0743-7315(92)90052-O_BIB15"},{"key":"10.1016\/0743-7315(92)90052-O_BIB16","series-title":"Proc. 14th Annual International Symposium on Computer Architecture","first-page":"234","article-title":"Correct memory operation of cache-based multiprocessors","author":"Scheurich","year":"1987"},{"issue":"2","key":"10.1016\/0743-7315(92)90052-O_BIB17","doi-asserted-by":"crossref","first-page":"282","DOI":"10.1145\/42190.42277","article-title":"Efficient and correct execution of parallel programs that share memory","volume":"10","author":"Shasha","year":"1988","journal-title":"ACM Trans. Programming Languages Systems"}],"container-title":["Journal of Parallel and Distributed Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:074373159290052O?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:074373159290052O?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T14:29:16Z","timestamp":1757514556000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/074373159290052O"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1992,8]]},"references-count":17,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1992,8]]}},"alternative-id":["074373159290052O"],"URL":"https:\/\/doi.org\/10.1016\/0743-7315(92)90052-o","relation":{},"ISSN":["0743-7315"],"issn-type":[{"type":"print","value":"0743-7315"}],"subject":[],"published":{"date-parts":[[1992,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Programming for different memory consistency models","name":"articletitle","label":"Article Title"},{"value":"Journal of Parallel and Distributed Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/0743-7315(92)90052-O","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"converted-article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 1992 Published by Elsevier Inc.","name":"copyright","label":"Copyright"}]}}