{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T10:08:10Z","timestamp":1649153290396},"reference-count":14,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1988,6,1]],"date-time":"1988-06-01T00:00:00Z","timestamp":581126400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2013,7,17]],"date-time":"2013-07-17T00:00:00Z","timestamp":1374019200000},"content-version":"vor","delay-in-days":9177,"URL":"https:\/\/www.elsevier.com\/open-access\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Complexity"],"published-print":{"date-parts":[[1988,6]]},"DOI":"10.1016\/0885-064x(88)90023-4","type":"journal-article","created":{"date-parts":[[2004,9,8]],"date-time":"2004-09-08T18:41:18Z","timestamp":1094668878000},"page":"87-105","source":"Crossref","is-referenced-by-count":4,"title":["Deadlock avoidance for systolic communication"],"prefix":"10.1016","volume":"4","author":[{"given":"H.T","family":"Kung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0885-064X(88)90023-4_BIB1","doi-asserted-by":"crossref","first-page":"1523","DOI":"10.1109\/TC.1987.5009502","article-title":"The Warp Computer: Architecture, implementation and performance","volume":"12","author":"Annaratone","year":"1987","journal-title":"IEEE Trans. Comput. C-36"},{"key":"10.1016\/0885-064X(88)90023-4_BIB2","first-page":"159","article-title":"One-gigaflop VLSI systolic processor[je]Proceedings of SPIE Symposium, Vol. 431, Real-Time Signal Processing VI,","author":"Avila","year":"1983"},{"key":"10.1016\/0885-064X(88)90023-4_BIB3","first-page":"10","article-title":"A 200 million operations per second (MOPS) systolic processor","author":"Blackmer","year":"1981"},{"key":"10.1016\/0885-064X(88)90023-4_BIB4_1","first-page":"153","article-title":"The architecture of a programmable systolic chip","volume":"2","author":"Fisher","year":"1984","journal-title":"J. VLSI Comput. Systems 1"},{"key":"10.1016\/0885-064X(88)90023-4_BIB4_2","series-title":"Conference Proceedings of the 10th Annual Symposium on Computer Architecture","first-page":"48","author":"Fisher","year":"1983"},{"issue":"7","key":"10.1016\/0885-064X(88)90023-4_BIB5","first-page":"37","article-title":"The Saxpy Matrix-1: A general purpose systolic computer","volume":"20","author":"Foulser","year":"1987","journal-title":"Comput. Mag."},{"key":"10.1016\/0885-064X(88)90023-4_BIB6","series-title":"Proceedings of the 1986 International Conference on Parallel Processing","first-page":"653","article-title":"Architecture of a hypercube supercomputer","author":"Hayes","year":"1986"},{"issue":"1","key":"10.1016\/0885-064X(88)90023-4_BIB7","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","article-title":"Why systolic architectures?","volume":"15","author":"Kung","year":"1982","journal-title":"Comput. Mag."},{"issue":"7","key":"10.1016\/0885-064X(88)90023-4_BIB8","doi-asserted-by":"crossref","first-page":"98","DOI":"10.1109\/MC.1987.1663629","article-title":"P-NAG: A systolic array for comparing nucleic acid sequences","volume":"20","author":"Lopresti","year":"1987","journal-title":"Comput. Mag."},{"issue":"7","key":"10.1016\/0885-064X(88)90023-4_BIB9","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MC.1987.1663620","article-title":"Some systolic array development in the United Kingdom","volume":"20","author":"McCanny","year":"1987","journal-title":"Comput. Mag."},{"key":"10.1016\/0885-064X(88)90023-4_BIB10","series-title":"Proc. ICASSP '85","first-page":"1391","article-title":"VLSI implementation of a linear systolic array","author":"Nash","year":"1985"},{"issue":"1","key":"10.1016\/0885-064X(88)90023-4_BIB11","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1145\/2465.2467","article-title":"The cosmic cube","volume":"28","author":"Seitz","year":"1985","journal-title":"Comm. ACM"},{"key":"10.1016\/0885-064X(88)90023-4_BIB12","first-page":"27","article-title":"Systolic array processor implementation","author":"Symanski","year":"1981"},{"issue":"4","key":"10.1016\/0885-064X(88)90023-4_BIB13","doi-asserted-by":"crossref","first-page":"453","DOI":"10.1145\/356859.356864","article-title":"Network protocols","volume":"13","author":"Tanenbaum","year":"1981","journal-title":"Comput. Surveys"}],"container-title":["Journal of Complexity"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0885064X88900234?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:0885064X88900234?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,2,4]],"date-time":"2019-02-04T01:58:30Z","timestamp":1549245510000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/0885064X88900234"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1988,6]]},"references-count":14,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1988,6]]}},"alternative-id":["0885064X88900234"],"URL":"https:\/\/doi.org\/10.1016\/0885-064x(88)90023-4","relation":{},"ISSN":["0885-064X"],"issn-type":[{"value":"0885-064X","type":"print"}],"subject":[],"published":{"date-parts":[[1988,6]]}}}