{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,4,15]],"date-time":"2023-04-15T05:19:26Z","timestamp":1681535966446},"reference-count":24,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1993,2,1]],"date-time":"1993-02-01T00:00:00Z","timestamp":728524800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Neurocomputing"],"published-print":{"date-parts":[[1993,2]]},"DOI":"10.1016\/0925-2312(93)90019-y","type":"journal-article","created":{"date-parts":[[2003,8,8]],"date-time":"2003-08-08T04:56:11Z","timestamp":1060318571000},"page":"3-16","source":"Crossref","is-referenced-by-count":14,"title":["Hardware implementation of neural networks in Japan"],"prefix":"10.1016","volume":"5","author":[{"given":"Yuzo","family":"Hirai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/0925-2312(93)90019-Y_BIB1","series-title":"Proc. AIP Conf. on Neural Networks for Computing","first-page":"408","article-title":"VLSI architecture for implementation of neural networks","author":"Sivilotti","year":"1986"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB2","doi-asserted-by":"crossref","DOI":"10.1063\/1.36253","article-title":"VLSI implementation of a neural network memory with several hundreds of neurons","author":"Graf","year":"1986"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB3","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1016\/0893-6080(88)90024-X","article-title":"A silicon model of early visual processing","volume":"1","author":"Mead","year":"1988","journal-title":"Neural Networks"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB4","series-title":"Proc. First Annual INNS Symp.","article-title":"An analog CMOS backward error-propagation LSI","author":"Furman","year":"1988"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB5","first-page":"191","article-title":"An electrically trainable artificial neural network (ETANN) with 10240 floating gate synapses","volume":"Vol. II","author":"Holler","year":"1989"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB6","first-page":"142","article-title":"A BiCMOS analog neural network with dynamically updated weights","volume":"TPM 9.1","author":"Morishita","year":"1990"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB7","first-page":"144","article-title":"A reconfigurable CMOS neural network","volume":"TPM 9.2","author":"Graf","year":"1990"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB8","first-page":"551","article-title":"A CCD based neural network integrated circuit with 64K analog programmable synapses","volume":"Vol. II","author":"Argranat","year":"1990"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB9","article-title":"On implementing neurocomputer systems using analog neuroprocessor chips","author":"Kato","year":"1989","journal-title":"Technical Report of Information Processing Society of Japan, 89-ARC-78-2"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB10","first-page":"182","article-title":"A 336-neuron 28k-synapse self-learning neural network chip with branch-neuron-unit architecture","volume":"TPM 11.2","author":"Arima","year":"1991"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB11","first-page":"184","article-title":"An analog neural network processor with programmable network topology","volume":"TPM 11.3","author":"Boser","year":"1991"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB12","first-page":"457","article-title":"An investigation of adaptive learning implemented in an optically controlled neural network","volume":"Vol. II","author":"Frye","year":"1989"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB13","first-page":"291","article-title":"The first demonstration of an optical learning chip","author":"Kyuma","year":"1991","journal-title":"Optical Comput."},{"key":"10.1016\/0925-2312(93)90019-Y_BIB14","first-page":"213","article-title":"A wafer scale integration neural network utilizing completely digital circuits","volume":"Vol. II","author":"Yasunaga","year":"1989"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB15","first-page":"47","article-title":"A parallel neurocomputer architecture towards Billion connection updates per second","volume":"Vol. II","author":"Kato","year":"1990"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB16","series-title":"News in Nikkei Electronics","author":"Shimokawa","year":"1990"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB17","first-page":"59","article-title":"Architecture of a systolic neuro-emulator","volume":"Vol. II","author":"Ramacher","year":"1990"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB18","first-page":"87","article-title":"High-speed learning neuro-WSI","author":"Asai","year":"1990","journal-title":"Technical Report of IEICE Japan, NC90-12"},{"issue":"3","key":"10.1016\/0925-2312(93)90019-Y_BIB19","doi-asserted-by":"crossref","first-page":"688","DOI":"10.1109\/4.307","article-title":"Asynchronous VLSI neural networks using pulse-stream arithmetics","volume":"23","author":"Murray","year":"1988","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB20","series-title":"Proc. IEEE 1989 CICC","first-page":"12.7.1","article-title":"Fully digital neural network implementation based on pulse density modulation","author":"Tomberg","year":"1989"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB21","first-page":"163","article-title":"A digital neuro-chip with unlimited connectability for large scale neural networks","volume":"Vol. II","author":"Hirai","year":"1989"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB22","first-page":"545","article-title":"A digital neural network architecture for VLSI","volume":"Vol. II","author":"Stanford Tomlinson","year":"1990"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB23","first-page":"569","article-title":"Pulse-processing neural net hardware with selectable topology and adaptive weights and delays","volume":"Vol. II","author":"Beerhold","year":"1990"},{"key":"10.1016\/0925-2312(93)90019-Y_BIB24","series-title":"Proc. IJCNN'91","article-title":"Neural network LSI chip with on-chip learning","author":"Eguchi","year":"1991"}],"container-title":["Neurocomputing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:092523129390019Y?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:092523129390019Y?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,3,15]],"date-time":"2019-03-15T01:54:46Z","timestamp":1552614886000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/092523129390019Y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1993,2]]},"references-count":24,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1993,2]]}},"alternative-id":["092523129390019Y"],"URL":"https:\/\/doi.org\/10.1016\/0925-2312(93)90019-y","relation":{},"ISSN":["0925-2312"],"issn-type":[{"value":"0925-2312","type":"print"}],"subject":[],"published":{"date-parts":[[1993,2]]}}}