{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T12:30:53Z","timestamp":1648729853095},"reference-count":6,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1996,1,1]],"date-time":"1996-01-01T00:00:00Z","timestamp":820454400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1996,1]]},"DOI":"10.1016\/1383-7621(96)00004-5","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:26:53Z","timestamp":1027636013000},"page":"83-93","source":"Crossref","is-referenced-by-count":0,"title":["Looping adjacent nodes on multistage interconnection networks"],"prefix":"10.1016","volume":"42","author":[{"given":"W.","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric W.S.","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/1383-7621(96)00004-5_bib1","series-title":"Parallel and Distributed Computation","author":"Bertsekas","year":"1989"},{"issue":"8","key":"10.1016\/1383-7621(96)00004-5_bib2","first-page":"1002","volume":"42","author":"Day","year":"1993","journal-title":"Embedding of Cycles in Arrangement Graphs"},{"issue":"12","key":"10.1016\/1383-7621(96)00004-5_bib3","doi-asserted-by":"crossref","first-page":"1145","DOI":"10.1109\/T-C.1975.224157","article-title":"Access and Alignment of Data in an Array Processor","volume":"C-24","author":"Lawrie","year":"1975","journal-title":"IEEE Trans. on Computers"},{"issue":"8","key":"10.1016\/1383-7621(96)00004-5_bib4","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TC.1980.1675651","article-title":"On a Class of Interconnection Network","volume":"C-29","author":"Wu","year":"1980","journal-title":"IEEE Trans. on Computers"},{"issue":"5","key":"10.1016\/1383-7621(96)00004-5_bib5","doi-asserted-by":"crossref","first-page":"458","DOI":"10.1109\/TC.1977.1674863","article-title":"The Indirect Binary n-Cube Microprocessor Array","volume":"C-26","author":"Pease","year":"1977","journal-title":"IEEE Trans. on Computers"},{"key":"10.1016\/1383-7621(96)00004-5_bib6","unstructured":"K.E. Batcher. The Flip Network in STARAN. Proceeding of 1976 Int. Conf. on Parallel Processing, 65\u201371."}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:1383762196000045?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:1383762196000045?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,19]],"date-time":"2019-04-19T05:57:33Z","timestamp":1555653453000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/1383762196000045"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,1]]},"references-count":6,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1996,1]]}},"alternative-id":["1383762196000045"],"URL":"https:\/\/doi.org\/10.1016\/1383-7621(96)00004-5","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1996,1]]}}}