{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T22:06:41Z","timestamp":1649110001483},"reference-count":12,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1996,10,1]],"date-time":"1996-10-01T00:00:00Z","timestamp":844128000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1996,10]]},"DOI":"10.1016\/1383-7621(96)00005-7","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T08:47:59Z","timestamp":1027586879000},"page":"211-223","source":"Crossref","is-referenced-by-count":0,"title":["Bandwidth of prioritized crossbar systems"],"prefix":"10.1016","volume":"42","author":[{"given":"Hu-Jun","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"9","key":"10.1016\/1383-7621(96)00005-7_bib1","doi-asserted-by":"crossref","first-page":"897","DOI":"10.1109\/T-C.1975.224335","article-title":"Analysis of memory interference in multiprocessor","volume":"24","author":"Bhandarkar","year":"1975","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"10.1016\/1383-7621(96)00005-7_bib2","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1109\/TC.1985.1676571","article-title":"An analysis of processor-memory interconnection networks","volume":"34","author":"Bhuyan","year":"1985","journal-title":"IEEE Trans. Comput."},{"issue":"12","key":"10.1016\/1383-7621(96)00005-7_bib3","doi-asserted-by":"crossref","first-page":"1081","DOI":"10.1109\/TC.1983.1676168","article-title":"Design and performance of generalized interconnection networks","volume":"32","author":"Bhuyan","year":"1993","journal-title":"IEEE Trans. Comput."},{"issue":"6","key":"10.1016\/1383-7621(96)00005-7_bib4","doi-asserted-by":"crossref","first-page":"761","DOI":"10.1109\/TC.1987.1676968","article-title":"Effective memory bandwidth and processor blocking probability in multiple-bus systems","volume":"36","author":"Liu","year":"1987","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/1383-7621(96)00005-7_bib5","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1016\/0743-7315(89)90023-3","article-title":"Analysis of prioritized crossbar multiprocessor systems","volume":"7","author":"Liu","year":"1989","journal-title":"J. Parallel Distributed Comput."},{"key":"10.1016\/1383-7621(96)00005-7_bib6","series-title":"Proc. 9th Ann. Symp. on Computer Architecture","first-page":"311","article-title":"Probabilistic analysis of a crossbar switch","author":"Mudge","year":"1982"},{"issue":"10","key":"10.1016\/1383-7621(96)00005-7_bib7","doi-asserted-by":"crossref","first-page":"771","DOI":"10.1109\/TC.1981.1675695","article-title":"Performance of processor-memory interconnections for multiprocessors","volume":"30","author":"Patel","year":"1981","journal-title":"IEEE Trans. Comput."},{"issue":"7","key":"10.1016\/1383-7621(96)00005-7_bib8","doi-asserted-by":"crossref","first-page":"689","DOI":"10.1109\/TC.1983.1676301","article-title":"Performance of crossbar multiprocessor systems","volume":"32","author":"Siomalas","year":"1983","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"10.1016\/1383-7621(96)00005-7_bib9","first-page":"42","article-title":"Performance study of the crossbar","volume":"13","author":"Wang","year":"1990","journal-title":"Chinese J. Comput."},{"key":"10.1016\/1383-7621(96)00005-7_bib10","series-title":"Proc. AFIPS Fall Joint Comput. Conf.","article-title":"Cmmp \u2014 A multi-miniprocessor","author":"Wulf","year":"1972"},{"issue":"11","key":"10.1016\/1383-7621(96)00005-7_bib11","doi-asserted-by":"crossref","first-page":"1116","DOI":"10.1109\/TC.1982.1675928","article-title":"Memory interference in synchronous multiprocessor systems","volume":"31","author":"Yen","year":"1982","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"10.1016\/1383-7621(96)00005-7_bib12","doi-asserted-by":"crossref","first-page":"481","DOI":"10.1109\/71.224212","article-title":"A comprehensive performance evaluation of crossbar networks","volume":"4","author":"Youn","year":"1993","journal-title":"IEEE Trans. Parallel Distributed Systems"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:1383762196000057?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:1383762196000057?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T02:27:13Z","timestamp":1556591233000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/1383762196000057"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,10]]},"references-count":12,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1996,10]]}},"alternative-id":["1383762196000057"],"URL":"https:\/\/doi.org\/10.1016\/1383-7621(96)00005-7","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1996,10]]}}}