{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T01:57:46Z","timestamp":1648691866570},"reference-count":28,"publisher":"Elsevier BV","issue":"3","license":[{"start":{"date-parts":[[1996,10,1]],"date-time":"1996-10-01T00:00:00Z","timestamp":844128000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1996,10]]},"DOI":"10.1016\/1383-7621(96)00012-4","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T12:47:59Z","timestamp":1027601279000},"page":"225-234","source":"Crossref","is-referenced-by-count":1,"title":["Bandwidth of a reconfigurable multiple-group multiprocessor system"],"prefix":"10.1016","volume":"42","author":[{"given":"G.M.","family":"Chaudhry","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.N.","family":"Khan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/1383-7621(96)00012-4_bib1","series-title":"Multiprocessors","author":"Tabak","year":"1990"},{"issue":"6","key":"10.1016\/1383-7621(96)00012-4_bib2","article-title":"Effective Memory Bandwidth and Processor Blocking Probability in a Multiple-Bus System","volume":"C-36","author":"Liu","year":"1987","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/1383-7621(96)00012-4_bib3","series-title":"Proc. 3rd Annual Symposium on Parallel Processing","first-page":"118","article-title":"Bandwidth and Processor Blocking Probability in Multiprocessor Systems with Reconfigurable Interleaved memory","author":"Chaudhry","year":"1989"},{"key":"10.1016\/1383-7621(96)00012-4_bib4","series-title":"Proc. 35th Midwest Symposium on Circuits and Systems 2","first-page":"1028","article-title":"A Cost Effective Bus-Based Multiprocessor System","author":"Karamatas","year":"1992"},{"key":"10.1016\/1383-7621(96)00012-4_bib5","doi-asserted-by":"crossref","first-page":"1227","DOI":"10.1109\/TC.1982.1675947","article-title":"Bandwidth of Crossbar and Multiple-Bus Connection for Multiprocessors","volume":"C-31","author":"Lang","year":"1982","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/1383-7621(96)00012-4_bib6","doi-asserted-by":"crossref","first-page":"480","DOI":"10.1109\/TC.1977.1674865","article-title":"On the Effective Bandwidth of Parallel Memories","volume":"C-26","author":"Chang","year":"1977","journal-title":"IEEE Transactions on Computers"},{"issue":"6","key":"10.1016\/1383-7621(96)00012-4_bib7","doi-asserted-by":"crossref","first-page":"42","DOI":"10.1109\/MC.1987.1663590","article-title":"Multiple Bus Architectures","volume":"20","author":"Mudge","year":"1987","journal-title":"IEEE Computer"},{"key":"10.1016\/1383-7621(96)00012-4_bib8","series-title":"Computer Architecture and Parallel Processing","author":"Hwang","year":"1984"},{"key":"10.1016\/1383-7621(96)00012-4_bib9","doi-asserted-by":"crossref","first-page":"678","DOI":"10.1109\/TC.1979.1675436","article-title":"Interleaved Memory Bandwidth in a Model of Multiprocessor Computer System","volume":"C-28","author":"Rau","year":"1979","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/1383-7621(96)00012-4_bib10","doi-asserted-by":"crossref","first-page":"1116","DOI":"10.1109\/TC.1982.1675928","article-title":"Memory Interference in Synchronous Multiprocessor Systems","volume":"C-31","author":"David","year":"1982","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/1383-7621(96)00012-4_bib11","doi-asserted-by":"crossref","first-page":"707","DOI":"10.1109\/TC.1983.1676308","article-title":"Reduction of Connection for Multibus Organization","volume":"C-32","author":"Lang","year":"1983","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/1383-7621(96)00012-4_bib12","series-title":"Proceedings of the International Conference on Parallel Processing","first-page":"228","article-title":"Analysis of Multiple Bus Interconnection Networks","author":"Mudge","year":"1984"},{"key":"10.1016\/1383-7621(96)00012-4_bib13","series-title":"Proceedings of the International Conference on Parallel Processing","first-page":"225","article-title":"A Combinatorial Analysis of Multibus Multiprocessors","author":"Bhuyan","year":"1984"},{"key":"10.1016\/1383-7621(96)00012-4_bib14","doi-asserted-by":"crossref","first-page":"1004","DOI":"10.1109\/TC.1984.1676374","article-title":"A Closed form Solution for the Performance Analysis of Multiple-Bus Multiprocessor Systems","volume":"C-33","author":"Irani","year":"1984","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/1383-7621(96)00012-4_bib15","doi-asserted-by":"crossref","first-page":"918","DOI":"10.1109\/TC.1985.6312195","article-title":"Bandwidth Availability of Multiple Bus Multiprocessors","volume":"C-34","author":"Das","year":"1985","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/1383-7621(96)00012-4_bib16","doi-asserted-by":"crossref","first-page":"462","DOI":"10.1109\/TC.1985.1676585","article-title":"On the Performance of Synchronous Multiprocessors","volume":"C-34","author":"Hung-Chang Du","year":"1985","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/1383-7621(96)00012-4_bib17","doi-asserted-by":"crossref","first-page":"934","DOI":"10.1109\/TC.1985.6312197","article-title":"A Semi-Markov Model for the Performance ANALYSIS of Multiple-Bus Systems","volume":"C-34","author":"Mudge","year":"1985","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/1383-7621(96)00012-4_bib18","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1109\/TC.1985.1676571","article-title":"An Analysis Of Processor-Memory Interconnection Networks","volume":"C-34","author":"Bhuyan","year":"1985","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/1383-7621(96)00012-4_bib19","series-title":"Performance Models of Multiprocessor Systems","author":"Marsan","year":"1986"},{"key":"10.1016\/1383-7621(96)00012-4_bib20","doi-asserted-by":"crossref","first-page":"220","DOI":"10.1109\/TC.1986.1676746","article-title":"Approximate Models of Multiple Bus Multiprocessor System","volume":"C-35","author":"Towsley","year":"1986","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/1383-7621(96)00012-4_bib21","doi-asserted-by":"crossref","first-page":"328","DOI":"10.1016\/0743-7315(86)90019-5","article-title":"Analysis of Multiple-Bus Interconnection Networks","author":"Mudge","year":"1986","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"10.1016\/1383-7621(96)00012-4_bib22","series-title":"The 14th International Symposium on Computer Architecture","first-page":"224","article-title":"Organization and Analysis of a Gracefully-Degrading Interleaved Memory System","author":"Cheung","year":"1987"},{"key":"10.1016\/1383-7621(96)00012-4_bib23","first-page":"277","author":"Dasgupta","year":"1989"},{"key":"10.1016\/1383-7621(96)00012-4_bib24","first-page":"456","article-title":"A New Approach Towards Realization of Reconfigurable Interconnection Networks","author":"Sueyoshi","year":"1992","journal-title":"IEEE IPCCC"},{"key":"10.1016\/1383-7621(96)00012-4_bib25","doi-asserted-by":"crossref","first-page":"834","DOI":"10.1109\/12.83621","article-title":"Performance Analysis of multiple Bus Interconnection Networks with Hierarchical Requesting Model","volume":"40","author":"Chen","year":"1991","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/1383-7621(96)00012-4_bib26","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1109\/71.89070","article-title":"Performance of Shared Memory in a Parallel Computer","volume":"2","author":"Donovan","year":"1991","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"10.1016\/1383-7621(96)00012-4_bib27","series-title":"IEEE 5th International Conference on Computer Architecture","first-page":"962","article-title":"Performance and Dependability of Gracefully-Degradable Multiprocessor Systems","author":"Chaudhry","year":"1992"},{"key":"10.1016\/1383-7621(96)00012-4_bib28","series-title":"Advanced Computer Architecture: Parallelism, Scalability, Programmability","author":"Hwang","year":"1993"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:1383762196000124?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:1383762196000124?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,30]],"date-time":"2019-04-30T06:27:12Z","timestamp":1556605632000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/1383762196000124"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,10]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1996,10]]}},"alternative-id":["1383762196000124"],"URL":"https:\/\/doi.org\/10.1016\/1383-7621(96)00012-4","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1996,10]]}}}