{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T10:22:09Z","timestamp":1648808529266},"reference-count":16,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1996,9,1]],"date-time":"1996-09-01T00:00:00Z","timestamp":841536000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1996,9]]},"DOI":"10.1016\/1383-7621(96)00017-3","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T19:49:34Z","timestamp":1027626574000},"page":"105-116","source":"Crossref","is-referenced-by-count":2,"title":["VHDL synthesis description portability: The need for Level synthesis subsets"],"prefix":"10.1016","volume":"42","author":[{"given":"Manfred","family":"Selz","sequence":"first","affiliation":[]},{"given":"Wolfgang","family":"Ecker","sequence":"additional","affiliation":[]},{"given":"Eugenio","family":"Villar","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/1383-7621(96)00017-3_bib1","unstructured":"[1]Computer.December, 1974"},{"key":"10.1016\/1383-7621(96)00017-3_bib2","unstructured":"[2]Computer.June, 1977"},{"issue":"2","key":"10.1016\/1383-7621(96)00017-3_bib3","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/T-C.1975.224181","article-title":"A Comparison of Register Transfer Languages for Describing Computers and Digital Systems","volume":"C-24","author":"Barbacci","year":"1975","journal-title":"IEEE Transactions of Computers"},{"key":"10.1016\/1383-7621(96)00017-3_bib4","series-title":"The Synthesis Approach to Digital System Design","year":"1992"},{"key":"10.1016\/1383-7621(96)00017-3_bib5","first-page":"44","article-title":"More Logic Synthesis for ASICs","author":"Smith.","year":"1992","journal-title":"IEEE Spectrum"},{"issue":"3","key":"10.1016\/1383-7621(96)00017-3_bib6","article-title":"Special Issue on High-Level Synthesis","volume":"1","year":"1993","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"10.1016\/1383-7621(96)00017-3_bib7","article-title":"Specification and Design of Embedded Systems","author":"Gajski","year":"1994"},{"key":"10.1016\/1383-7621(96)00017-3_bib8","first-page":"57","article-title":"VHDL Opens the Road to Top-Down Design","author":"Meyer","year":"1989"},{"key":"10.1016\/1383-7621(96)00017-3_bib9","first-page":"51","article-title":"Logic Synthesis Prepares for VHDL. EDN","author":"Markowitz","year":"1989"},{"key":"10.1016\/1383-7621(96)00017-3_bib10","series-title":"Proceedings of APCHDL'94","article-title":"Simulation-Based VHDL Design Verifier","author":"Berrojo.","year":"1994"},{"key":"10.1016\/1383-7621(96)00017-3_bib11","unstructured":"E. Villar, L. Berrojo, A. Debreil, B. Fjellborg, M. Mentes, C-W. Lee, N. Jansson Standardization Activities: The Synthesis Package."},{"key":"10.1016\/1383-7621(96)00017-3_bib12","series-title":"ESIP Deliverable","article-title":"Synthesis Applications of VHDL","author":"Villar.","year":"1993-1994"},{"key":"10.1016\/1383-7621(96)00017-3_bib13","series-title":"Proceedings of EuroDAC'92 with EuroVHDL'92","first-page":"706","article-title":"Towards a Standard Synthesis Package","author":"Harper.","year":"1992"},{"key":"10.1016\/1383-7621(96)00017-3_bib14","article-title":"Standard Synthesis Packages","year":"1996","journal-title":"IEEE"},{"key":"10.1016\/1383-7621(96)00017-3_bib15","series-title":"Proceedings of EuroDAC'92 with Euro VHDL'92","first-page":"682","article-title":"Towards a Common RT-Level Subset of VHDL","author":"Ecker","year":"1992"},{"key":"10.1016\/1383-7621(96)00017-3_bib16","unstructured":"[16] Open Verilog International. Verilog Hardware Description Language Reference Manual"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:1383762196000173?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:1383762196000173?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,17]],"date-time":"2019-04-17T12:52:56Z","timestamp":1555505576000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/1383762196000173"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,9]]},"references-count":16,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1996,9]]}},"alternative-id":["1383762196000173"],"URL":"https:\/\/doi.org\/10.1016\/1383-7621(96)00017-3","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1996,9]]}}}