{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T12:51:53Z","timestamp":1649163113570},"reference-count":13,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[1996,9,1]],"date-time":"1996-09-01T00:00:00Z","timestamp":841536000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1996,9]]},"DOI":"10.1016\/1383-7621(96)00018-5","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T16:13:11Z","timestamp":1027613591000},"page":"117-128","source":"Crossref","is-referenced-by-count":1,"title":["Verification methods for VHDL RTL-subroutines"],"prefix":"10.1016","volume":"42","author":[{"given":"Wolfgang","family":"Ecker","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/1383-7621(96)00018-5_bib1","series-title":"IEEE Design and Test of Computer","first-page":"42","article-title":"Formal Verification of VHDL Descriptions in the Prevail Environment","author":"Borrione.","year":"1992"},{"key":"10.1016\/1383-7621(96)00018-5_bib2","series-title":"Proceedings of the EURO-VHDL","first-page":"682","article-title":"Towards a Common RT-Level Subset of VHDL","author":"Ecker.","year":"1992"},{"key":"10.1016\/1383-7621(96)00018-5_bib3","series-title":"Proceedings of the EURO-DAC'92 \/EURO-VHDL'92","first-page":"706","article-title":"Towards a Standard VHDL Synthesis Package","author":"Harper.","year":"1992"},{"key":"10.1016\/1383-7621(96)00018-5_bib4","author":"The","year":"1988"},{"key":"10.1016\/1383-7621(96)00018-5_bib5","author":"The","year":"1992"},{"key":"10.1016\/1383-7621(96)00018-5_bib6","volume":"3","author":"The","year":"1995","journal-title":"IEEE PAR 1076."},{"key":"10.1016\/1383-7621(96)00018-5_bib7","volume":"4","author":"The","year":"1995","journal-title":"IEEE PAR 1076."},{"key":"10.1016\/1383-7621(96)00018-5_bib8","series-title":"Fundamentals and Standards in Hardware Descriptions Languages","year":"1993"},{"key":"10.1016\/1383-7621(96)00018-5_bib9","series-title":"EURODAC\/VHDL'95","article-title":"Benchmarking of VHDL Simulators","author":"Roehm","year":"1995"},{"key":"10.1016\/1383-7621(96)00018-5_bib10","series-title":"EURODAC\/VHDL'95","article-title":"How to efficiently build VHDL-Testbenches","author":"Sch\u00fctz","year":"1995"},{"key":"10.1016\/1383-7621(96)00018-5_bib11","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-3992-6","article-title":"The Verilog Hardware Description Language","author":"Thomas","year":"1991"},{"key":"10.1016\/1383-7621(96)00018-5_bib12","series-title":"Proceedings of the EURODAC\/ VHDL'92","article-title":"VHDL for High-Level Synthesis of Digital Systems","author":"Umbreit","year":"1992"},{"key":"10.1016\/1383-7621(96)00018-5_bib13","series-title":"Proceedings of the VHDL Users' Group Conference, Fall 1992","article-title":"Numeric Types for Synthesis","author":"Zamfirescu","year":"1992"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:1383762196000185?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:1383762196000185?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,26]],"date-time":"2019-04-26T08:24:59Z","timestamp":1556267099000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/1383762196000185"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1996,9]]},"references-count":13,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1996,9]]}},"alternative-id":["1383762196000185"],"URL":"https:\/\/doi.org\/10.1016\/1383-7621(96)00018-5","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1996,9]]}}}