{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,12]],"date-time":"2023-01-12T09:34:20Z","timestamp":1673516060782},"reference-count":14,"publisher":"Elsevier BV","issue":"1","license":[{"start":{"date-parts":[[1997,10,1]],"date-time":"1997-10-01T00:00:00Z","timestamp":875664000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Systems Architecture"],"published-print":{"date-parts":[[1997,10]]},"DOI":"10.1016\/1383-7621(97)80001-x","type":"journal-article","created":{"date-parts":[[2002,7,25]],"date-time":"2002-07-25T22:26:53Z","timestamp":1027636013000},"page":"23-36","source":"Crossref","is-referenced-by-count":1,"title":["Implications of VHDL timing models on simulation and software synthesis"],"prefix":"10.1016","volume":"44","author":[{"given":"Venkatram","family":"Krishnaswamy","sequence":"first","affiliation":[]},{"given":"Rajesh","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Prithviraj","family":"Banerjee","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/1383-7621(97)80001-X_bib1","series-title":"Digital Systems Testing and Testable Design","author":"Abramovici","year":"1990"},{"key":"10.1016\/1383-7621(97)80001-X_bib2","series-title":"Proceedings of 25th ACM\/IEEE Design Automation Conference","first-page":"48","article-title":"Verification of VHDL designs using VAL","author":"Augustin","year":"1988"},{"key":"10.1016\/1383-7621(97)80001-X_bib3","series-title":"Digest of Papers, International Conference on Computer Aided Design","first-page":"122","article-title":"Timing models in VAL\/VHDL","author":"Augustin","year":"1989"},{"key":"10.1016\/1383-7621(97)80001-X_bib4","author":"IEEE","year":"1988","journal-title":"IEEE Standard VHDL Language Reference Manual"},{"key":"10.1016\/1383-7621(97)80001-X_bib5","doi-asserted-by":"crossref","first-page":"832","DOI":"10.1145\/182.358434","article-title":"Maintaining knowledge about temporal intervals","volume":"26","author":"Allen","year":"1983","journal-title":"Comm. ACM"},{"key":"10.1016\/1383-7621(97)80001-X_bib6","series-title":"Proceedings of the International Symposium on Computer Hardware Description Languages","first-page":"611","article-title":"A model of VHDL for the analysis, transformation, and optimization of digital system designs","author":"Wilsey","year":"1995"},{"key":"10.1016\/1383-7621(97)80001-X_bib7","series-title":"A Digest of Papers","first-page":"364","article-title":"Ravel: Assigned delay compiled code logic simulation","author":"Shriver","year":"1992"},{"key":"10.1016\/1383-7621(97)80001-X_bib8","series-title":"Proceedings of 1995 Design automation conference","first-page":"151","article-title":"A general method for compiling event driven simulations","author":"French","year":"1995"},{"issue":"4","key":"10.1016\/1383-7621(97)80001-X_bib9","doi-asserted-by":"crossref","first-page":"814","DOI":"10.1109\/43.285254","article-title":"Event suppression: Improving the efficiency of timing simulation for synchronous digital circuits","volume":"16","author":"Devadas","year":"1994","journal-title":"IEEE Trans. Computer Aided Design Integrated Circuits and Systems"},{"key":"10.1016\/1383-7621(97)80001-X_bib10","series-title":"Proceedings of the 10th Workshop on Parallel and Distributed Simulation","article-title":"Actor-based parallel VHDL simulation using Time Wrap","author":"Krishnaswamy","year":"1996"},{"key":"10.1016\/1383-7621(97)80001-X_bib11","article-title":"Parallel compiled event driven simulation","author":"Krishnaswamy","year":"1996"},{"issue":"1, 2","key":"10.1016\/1383-7621(97)80001-X_bib12","first-page":"69","article-title":"A cosynthesis approach to embedded systems design automation","volume":"1","author":"Gupta","year":"1996","journal-title":"Design Automation for Embedded Systems"},{"key":"10.1016\/1383-7621(97)80001-X_bib13","series-title":"Compilers Principles Techniques and Tools","author":"Aho","year":"1986"},{"key":"10.1016\/1383-7621(97)80001-X_bib14","first-page":"3","article-title":"A natural netlist of 10 combinational benchmark circuits and a target translator in Fortran","volume":"vol. 3","author":"Brglez","year":"1985"}],"container-title":["Journal of Systems Architecture"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:138376219780001X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:138376219780001X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2019,4,19]],"date-time":"2019-04-19T05:58:44Z","timestamp":1555653524000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/138376219780001X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1997,10]]},"references-count":14,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1997,10]]}},"alternative-id":["138376219780001X"],"URL":"https:\/\/doi.org\/10.1016\/1383-7621(97)80001-x","relation":{},"ISSN":["1383-7621"],"issn-type":[{"value":"1383-7621","type":"print"}],"subject":[],"published":{"date-parts":[[1997,10]]}}}