{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T21:36:16Z","timestamp":1776548176434,"version":"3.51.2"},"reference-count":39,"publisher":"Elsevier","isbn-type":[{"value":"9780124077256","type":"print"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1016\/b978-0-12-407725-6.00003-4","type":"book-chapter","created":{"date-parts":[[2013,2,27]],"date-time":"2013-02-27T04:38:38Z","timestamp":1361939918000},"page":"125-158","source":"Crossref","is-referenced-by-count":3,"title":["Sustainable DVFS-Enabled Multi-Core Architectures with On-Chip Wireless Links"],"prefix":"10.1016","author":[{"given":"Jacob","family":"Murray","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Teng","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Partha","family":"Pande","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Behrooz","family":"Shirazi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"7","key":"10.1016\/B978-0-12-407725-6.00003-4_b0005","doi-asserted-by":"crossref","first-page":"693","DOI":"10.1109\/TVLSI.2006.878263","article-title":"It\u2019s a small world after all: NoC performance optimization via long-range link insertion","volume":"14","author":"Ogras","year":"2006","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"10","key":"10.1016\/B978-0-12-407725-6.00003-4_b0010","doi-asserted-by":"crossref","first-page":"1485","DOI":"10.1109\/TC.2010.176","article-title":"Scalable hybrid wireless network-on-chip architectures for multi-core systems","volume":"60","author":"Ganguly","year":"2011","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0015","doi-asserted-by":"crossref","unstructured":"S. Deb et al., Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects, in: Proceedings of IEEE International Conference on ASAP, Rennes, France, 2010, pp. 73\u201380.","DOI":"10.1109\/ASAP.2010.5540799"},{"issue":"1","key":"10.1016\/B978-0-12-407725-6.00003-4_b0020","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/TCAD.2008.2010691","article-title":"Outstanding research problems in NoC design: system, microarchitecture, and circuit perspectives","volume":"28","author":"Marculescu","year":"2009","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"1","key":"10.1016\/B978-0-12-407725-6.00003-4_b0025","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/MM.2008.18","article-title":"Toward ideal on-chip communication using express virtual channels","volume":"28","author":"Kumar","year":"2008","journal-title":"IEEE Micro"},{"issue":"9","key":"10.1016\/B978-0-12-407725-6.00003-4_b0030","doi-asserted-by":"crossref","first-page":"1230","DOI":"10.1109\/TC.2008.86","article-title":"SD-MAC: design and synthesis of a hardware-efficient collision-free QoS-Aware MAC protocol for wireless network-on-chip","volume":"57","author":"Zhao","year":"2008","journal-title":"IEEE Transactions on Computers"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0035","series-title":"Proceedings of ACM Annual International Conference on Mobile Computing and Networking","first-page":"217","article-title":"A scalable micro wireless interconnect structure for CMPs","author":"Lee","year":"2009"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0040","doi-asserted-by":"crossref","unstructured":"D. DiTomaso et al., iWise: Inter-router wireless scalable express channels for network-on-chips (NoCs) architecture, in: Proceedings of Annual Symposium of High Performance Interconnects (HOTI), 2011, pp. 11\u201318.","DOI":"10.1109\/HOTI.2011.12"},{"issue":"4","key":"10.1016\/B978-0-12-407725-6.00003-4_b0045","doi-asserted-by":"crossref","DOI":"10.1145\/2367736.2367739","article-title":"Technology-driven limits on run-time power management algorithms for multi-processor systems on chip","volume":"8","author":"Garg","year":"2012","journal-title":"ACM Journal on Emerging Technologies in Computing Systems"},{"issue":"1","key":"10.1016\/B978-0-12-407725-6.00003-4_b0050","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2010.2079450","article-title":"A 48-Core IA-32 Processor in 45nm CMOS using on-die message-passing and DVFS for performance and power scaling","volume":"46","author":"Howard","year":"2011","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0055","doi-asserted-by":"crossref","unstructured":"W. Kim, M. Gupta, G.-Y. Wei, D. Brooks, System level analysis of fast, per-core DVFS using on-chip switching regulators, in: Proceedings of the International Symposium on High Performance Computer Architecture, 2008, pp. 123\u2013134.","DOI":"10.1109\/HPCA.2008.4658633"},{"issue":"4","key":"10.1016\/B978-0-12-407725-6.00003-4_b0060","doi-asserted-by":"crossref","DOI":"10.1109\/TVLSI.2007.893660","article-title":"Simultaneous dynamic voltage scaling of processors and communication links in real-time distributed embedded systems","volume":"15","author":"Luo","year":"2007","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0065","unstructured":"W. Jang, D. Ding, D. Pan, A voltage-frequency island aware energy optimization framework for networks-on-chip, in: Computer-Aided Design, ICCAD 2008."},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0070","doi-asserted-by":"crossref","unstructured":"U. Ogras, R. Marculescu, D. Marculescu, Variation-adaptive feedback control for networks-on-chip with multiple clock domains, in: Proceedings of the 45th Annual Conference on Design Automation 2008, pp. 614\u2013619.","DOI":"10.1145\/1391469.1391627"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0075","doi-asserted-by":"crossref","unstructured":"K. Niyogi, D. Marculescu, Speed and voltage selection for GALS systems based on voltage\/frequency islands, in: Proceedings of the Conference on Asia South Pacific Design Automation, 2005, pp. 292\u2013297","DOI":"10.1145\/1120725.1120852"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0080","series-title":"Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International","first-page":"174","article-title":"Within-die variation-aware dynamic-voltage-frequency scaling core mapping and thread hopping for an 80-core processor","author":"Dighe","year":"2010"},{"issue":"4","key":"10.1016\/B978-0-12-407725-6.00003-4_b0085","doi-asserted-by":"crossref","first-page":"1167","DOI":"10.1109\/JSSC.2009.2014206","article-title":"An asynchronous power aware and adaptive NoC based circuit","volume":"44","author":"Beigne","year":"2009","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0090","doi-asserted-by":"crossref","unstructured":"J. Donald, M. Martonosi, Techniques for multicore thermal management: classification and new exploration, in: Proceedings of the 33rd International Symposium on Computer, Architecture (ISCA\u201906), 2006, pp. 78\u201388.","DOI":"10.1145\/1150019.1136493"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0095","doi-asserted-by":"crossref","unstructured":"L. Shang et al., Temperature-aware on-chip networks, in: IEEE Micro: Micro\u2019s Top Picks from Computer Architecture Conferences, 2006, pp. 130\u2013139.","DOI":"10.1109\/MM.2006.23"},{"issue":"2","key":"10.1016\/B978-0-12-407725-6.00003-4_b0100","doi-asserted-by":"crossref","DOI":"10.1109\/JETCAS.2012.2193835","article-title":"Wireless NoC as interconnection backbone for multicore chips: promises and challenges","volume":"2","author":"Deb","year":"2012","journal-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems"},{"issue":"10","key":"10.1016\/B978-0-12-407725-6.00003-4_b0105","doi-asserted-by":"crossref","first-page":"1485","DOI":"10.1109\/TC.2010.176","article-title":"Scalable hybrid wireless network-on-chip architectures for multi-core systems","volume":"60","author":"Ganguly","year":"2011","journal-title":"IEEE Transactions on Computers (TC)"},{"issue":"5","key":"10.1016\/B978-0-12-407725-6.00003-4_b0110","doi-asserted-by":"crossref","first-page":"543","DOI":"10.1109\/4.997846","article-title":"Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters","volume":"37","author":"Floyd","year":"2002","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"12","key":"10.1016\/B978-0-12-407725-6.00003-4_b0115","doi-asserted-by":"crossref","first-page":"3677","DOI":"10.1109\/TAP.2006.886516","article-title":"On the applicability of the surface impedance integral equation for optical and near infrared copper dipole antennas","volume":"54","author":"Hanson","year":"2006","journal-title":"IEEE Transactions on Antennas and Propagation"},{"issue":"3","key":"10.1016\/B978-0-12-407725-6.00003-4_b0120","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1002\/adma.200601187","article-title":"Carbon nanotubes as optical antennae","volume":"19","author":"Kempa","year":"2007","journal-title":"Advanced Materials"},{"issue":"4","key":"10.1016\/B978-0-12-407725-6.00003-4_b0125","doi-asserted-by":"crossref","first-page":"314","DOI":"10.1109\/TNANO.2006.877430","article-title":"Quantitative theory of nanowire and nanotube antenna performance","volume":"5","author":"Burke","year":"2006","journal-title":"IEEE Transactions on Nanotechnology"},{"issue":"3","key":"10.1016\/B978-0-12-407725-6.00003-4_b0130","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1109\/TNANO.2007.915017","article-title":"Performance prediction of carbon nanotube bundle dipole antennas","volume":"7","author":"Huang","year":"2008","journal-title":"IEEE Transactions on Nanotechnology"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0135","doi-asserted-by":"crossref","unstructured":"Y. Zhou et al., Design and fabrication of microheaters for localized carbon nanotube growth, in: Proceedings of IEEE Conference on, Nanotechnology, 2008, pp. 452\u2013455.","DOI":"10.1109\/NANO.2008.138"},{"issue":"9","key":"10.1016\/B978-0-12-407725-6.00003-4_b0140","doi-asserted-by":"crossref","first-page":"1246","DOI":"10.1109\/TC.2008.78","article-title":"Photonic network-on-chip for future generations of chip multi-processors","volume":"57","author":"Shacham","year":"2008","journal-title":"IEEE Transactions on Computers"},{"issue":"6","key":"10.1016\/B978-0-12-407725-6.00003-4_b0145","doi-asserted-by":"crossref","first-page":"1063","DOI":"10.1021\/nl049607u","article-title":"Hot carrier electroluminescence from a single carbon nanotube","volume":"4","author":"Freitag","year":"2004","journal-title":"Nano Letters"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0150","doi-asserted-by":"crossref","unstructured":"T.S. Marinis et al., Wafer level vacuum packaging of MEMS sensors, in: Proceedings of Electronic Components and Technology Conference, 2005, pp. 1081\u20131088.","DOI":"10.1109\/ECTC.2005.1441406"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0155","series-title":"Proceedings of IEEE Design Automation Conference","first-page":"266","article-title":"Quantum-like effects in network-on-chip buffers behavior","author":"Bogdan","year":"2007"},{"issue":"4598","key":"10.1016\/B978-0-12-407725-6.00003-4_b0160","first-page":"671","article-title":"Optimization by simulated annealing","volume":"220","author":"Kirkpatrick","year":"1983","journal-title":"Science, New Series"},{"issue":"6","key":"10.1016\/B978-0-12-407725-6.00003-4_b0165","doi-asserted-by":"crossref","first-page":"398","DOI":"10.1109\/LPT.2008.916912","article-title":"Ultrahigh-bandwidth silicon photonic nanowire waveguides for on-chip networks","volume":"20","author":"Lee","year":"2008","journal-title":"IEEE Photonics Technology Letters"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0170","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/L-CA.2002.10","article-title":"Power-efficient interconnection networks: dynamic voltage scaling with links","volume":"1","author":"Shang","year":"2002","journal-title":"Computer Architecture Letters"},{"issue":"2","key":"10.1016\/B978-0-12-407725-6.00003-4_b0175","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The GEM5 simulator","volume":"39","author":"Binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0180","doi-asserted-by":"crossref","unstructured":"S.C. Woo et al., The SPLASH-2 programs: characterization and methodological considerations, in: Proceedings of Annual International Symposium on Computer Architecture, Santa Margherita Ligure, IT, 1995, pp. 24\u201336.","DOI":"10.1145\/223982.223990"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0185","unstructured":"C. Bienia, Benchmarking Modern Multiprocessors, Ph.D. Thesis, Princeton University, January 2011."},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0190","doi-asserted-by":"crossref","unstructured":"K. Skadron et al., Temperature-aware microarchitecture, in: Proceedings of the International Symposium on Computer Architecture, 2003, pp. 2\u201313.","DOI":"10.1145\/859618.859620"},{"key":"10.1016\/B978-0-12-407725-6.00003-4_b0195","doi-asserted-by":"crossref","unstructured":"S. Li, J.H. Ahn, R.D. Strong, J.B. Brockman, D.M. Tullsen, N.P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, in: Proceedings of MICRO\u201909, New York, NY, USA, 12\u201316 December, 2009.","DOI":"10.1145\/1669112.1669172"}],"container-title":["Advances in Computers","Green and Sustainable Computing: Part II"],"original-title":[],"language":"en","deposited":{"date-parts":[[2025,4,29]],"date-time":"2025-04-29T22:15:47Z","timestamp":1745964947000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/B9780124077256000034"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9780124077256"],"references-count":39,"URL":"https:\/\/doi.org\/10.1016\/b978-0-12-407725-6.00003-4","relation":{},"ISSN":["0065-2458"],"issn-type":[{"value":"0065-2458","type":"print"}],"subject":[],"published":{"date-parts":[[2013]]}}}