{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T02:13:06Z","timestamp":1775182386297,"version":"3.50.1"},"reference-count":37,"publisher":"Elsevier","isbn-type":[{"value":"9780124080898","type":"print"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1016\/b978-0-12-408089-8.00002-1","type":"book-chapter","created":{"date-parts":[[2013,8,17]],"date-time":"2013-08-17T08:45:20Z","timestamp":1376729120000},"page":"59-85","source":"Crossref","is-referenced-by-count":3,"title":["Understanding Application Contentiousness and Sensitivity on Modern Multicores"],"prefix":"10.1016","author":[{"given":"Jason","family":"Mars","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lingjia","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0005","series-title":"SC \u201908: Proceedings of the 2008 ACM\/IEEE Conference on Supercomputing","article-title":"PAM: a novel performance\/power aware meta-scheduler for multi-core systems","author":"Banikazemi","year":"2008"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0010","series-title":"ICS \u201910: Proceedings of the 24th ACM International Conference on Supercomputing","article-title":"An approach to resource-aware co-scheduling for cmps","author":"Bhadauria","year":"2010"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0015","series-title":"HPCA \u201905: Proceedings of the 11th International Symposium on High-Performance Computer Architecture","article-title":"Predicting inter-thread cache contention on a chip multi-processor architecture","author":"Chandra","year":"2005"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0020","series-title":"ICS \u201907: Proceedings of the 21st Annual International Conference on Supercomputing","article-title":"Cooperative cache partitioning for chip multiprocessors","author":"Chang","year":"2007"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0025","series-title":"MICRO 39: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture","article-title":"Managing distributed shared L2 caches through OS-level page allocation","author":"Cho","year":"2006"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0030","series-title":"Proceedings of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)","article-title":"Paragon: QoS-aware scheduling for heterogeneous datacenters","author":"Delimitrou","year":"2013"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0035","series-title":"Proceedings of the 2008 ACM SIGPLAN Workshop on Memory Systems Performance and Correctness: Held in Conjunction with the Thirteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201908)","first-page":"26","article-title":"What can performance counters do for memory subsystem analysis?","author":"Eranian","year":"2008"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0040","series-title":"PACT \u201907: Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques","article-title":"Improving performance isolation on chip multiprocessors via an operating system scheduler","author":"Fedorova","year":"2007"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0045","series-title":"ICS \u201909: Proceedings of the 23rd International Conference on Supercomputing","article-title":"Rate-based QoS techniques for cache\/memory in CMP platforms","author":"Herdrich","year":"2009"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0050","article-title":"QoS policies and architecture for cache\/memory in CMP platforms","volume":"vol. 35","author":"Iyer","year":"2007"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0055","series-title":"PACT \u201908: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques","article-title":"Analysis and approximation of optimal co-scheduling on chip multiprocessors","author":"Jiang","year":"2008"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0060","series-title":"High Performance Embedded Architectures and Compilers","article-title":"Combining locality analysis with online proactive job co-scheduling in chip multiprocessors","author":"Jiang","year":"2010"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0065","series-title":"PACT \u201904: Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques","article-title":"Fair cache sharing and partitioning in a chip multiprocessor architecture","author":"Kim","year":"2004"},{"issue":"3","key":"10.1016\/B978-0-12-408089-8.00002-1_b0070","doi-asserted-by":"crossref","DOI":"10.1109\/MM.2008.48","article-title":"Using OS observations to improve performance in multicore systems","volume":"28","author":"Knauerhase","year":"2008","journal-title":"IEEE Micro"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0075","series-title":"The IEEE 14th International Symposium on High Performance Computer Architecture","first-page":"367","article-title":"Gaining insights into multicore cache partitioning: bridging the gap between simulation and real systems","author":"Lin","year":"2008"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0080","doi-asserted-by":"crossref","unstructured":"J. Mars, M.L. Soffa, Synthesizing contention, in: Workshop on Binary Instrumentation and Applications, 2009.","DOI":"10.1145\/1791194.1791197"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0085","series-title":"ISCA \u201913: Proceedings of the 40th Annual International Symposium on Computer Architecture","author":"Mars","year":"2013"},{"issue":"3","key":"10.1016\/B978-0-12-408089-8.00002-1_b0090","doi-asserted-by":"crossref","first-page":"88","DOI":"10.1109\/MM.2012.22","article-title":"Increasing utilization in modern warehouse-scale computers using bubble-up","volume":"32","author":"Mars","year":"2012","journal-title":"IEEE Micro"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0095","series-title":"MICRO \u201911: Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture","article-title":"Bubble-up: increasing utilization in modern warehouse scale computers via sensible co-locations","author":"Mars","year":"2011"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0100","series-title":"Proceedings of the Sixth International Conference on High Performance and Embedded Architectures and Compilers, HiPEAC \u201911","first-page":"167","article-title":"Directly characterizing cross core interference through contention synthesis","author":"Mars","year":"2011"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0105","series-title":"CGO \u201910: Proceedings of the Eighth Annual IEEE\/ACM International Symposium on Code Generation and Optimization","article-title":"Contention aware execution: online contention detection and response","author":"Mars","year":"2010"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0110","series-title":"EuroSys \u201910: Proceedings of the Fifth European Conference on Computer Systems","article-title":"Resource-conscious scheduling for energy efficiency on multicore processors","author":"Merkel","year":"2010"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0115","series-title":"MICRO 39: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture","article-title":"Fair queuing memory systems","author":"Nesbit","year":"2006"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0120","article-title":"Virtual private caches","volume":"vol. 35(2)","author":"Nesbit","year":"2007"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0125","series-title":"MICRO 39: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture","article-title":"Utility-based cache partitioning: a low-overhead, high-performance, runtime mechanism to partition shared caches","author":"Qureshi","year":"2006"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0130","series-title":"PACT \u201906: Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques","article-title":"Architectural support for operating system-driven CMP cache management","author":"Rafique","year":"2006"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0135","series-title":"MICRO \u201908: Proceedings of the 2008 41st IEEE\/ACM International Symposium on Microarchitecture","article-title":"Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer","author":"Soares","year":"2008"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0140","series-title":"HPCA \u201902: Proceedings of the Eighth International Symposium on High-Performance Computer Architecture","article-title":"A new memory monitoring scheme for memory-aware scheduling and partitioning","author":"Suh","year":"2002"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0145","series-title":"CGO \u201912: Proceedings of the 2012 International Symposium on Code Generation and Optimization","article-title":"Compiling for niceness: mitigating contention for QoS in warehouse scale computers","author":"Tang","year":"2012"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0150","series-title":"ISCA \u201911: Proceeding of the 38th Annual International Symposium on Computer Architecture, ISCA \u201911","first-page":"283","article-title":"The impact of memory subsystem resource sharing on datacenter applications","author":"Tang","year":"2011"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0155","series-title":"ASPLOS \u201913: Proceedings of the 18th International Conference on Architectural Support for Programming Languages and Operating Systems","article-title":"Reqos: reactive static\/dynamic compilation for QoS in warehouse scale computers","author":"Tang","year":"2013"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0160","series-title":"CF \u201909: Proceedings of the Sixth ACM Conference on Computing Frontiers","article-title":"A study on optimally co-scheduling jobs of different lengths on chip multiprocessors","author":"Tian","year":"2009"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0165","unstructured":"Y. Xie, G.H. Loh, Dynamic classification of program memory behaviors in CMPs, The Second Workshop on Chip Multiprocessor Memory Systems and Interconnects, 2008."},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0170","series-title":"Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques","article-title":"On mitigating memory bandwidth contention through bandwidth-aware scheduling","author":"Xu","year":"2010"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0175","series-title":"ISCA \u201913: Proceedings of the 40th Annual International Symposium on Computer Architecture","article-title":"Bubble-flux: precise on-line QoS management for increased utilization in warehouse scale computers","author":"Yang","year":"2013"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0180","series-title":"EuroSys \u201909: Proceedings of the Fourth ACM European Conference on Computer Systems","article-title":"Towards practical page coloring-based multicore cache management","author":"Zhang","year":"2009"},{"key":"10.1016\/B978-0-12-408089-8.00002-1_b0185","article-title":"Addressing shared resource contention in multicore processors via scheduling","volume":"vol. 38","author":"Zhuravlev","year":"2010"}],"container-title":["Advances in Computers"],"original-title":[],"language":"en","deposited":{"date-parts":[[2018,10,13]],"date-time":"2018-10-13T21:56:37Z","timestamp":1539467797000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/B9780124080898000021"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9780124080898"],"references-count":37,"URL":"https:\/\/doi.org\/10.1016\/b978-0-12-408089-8.00002-1","relation":{},"ISSN":["0065-2458"],"issn-type":[{"value":"0065-2458","type":"print"}],"subject":[],"published":{"date-parts":[[2013]]}}}