{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T02:17:57Z","timestamp":1649125077672},"reference-count":36,"publisher":"Elsevier","license":[{"start":{"date-parts":[[2018,1,1]],"date-time":"2018-01-01T00:00:00Z","timestamp":1514764800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018]]},"DOI":"10.1016\/bs.adcom.2018.03.012","type":"book-chapter","created":{"date-parts":[[2018,5,10]],"date-time":"2018-05-10T22:41:22Z","timestamp":1525992082000},"page":"83-126","source":"Crossref","is-referenced-by-count":0,"title":["Multiobjectivism in Dark Silicon Age"],"prefix":"10.1016","author":[{"given":"Amin","family":"Rezaei","sequence":"first","affiliation":[]},{"given":"Masoud","family":"Daneshtalab","sequence":"additional","affiliation":[]},{"given":"Hai","family":"Zhou","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/bs.adcom.2018.03.012_bb0010","doi-asserted-by":"crossref","DOI":"10.1145\/2744769.2747938","article-title":"New trends in dark silicon","author":"Henkel","year":"2015"},{"issue":"2","key":"10.1016\/bs.adcom.2018.03.012_bb0015","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/MM.2011.18","article-title":"The GreenDroid mobile application processor: an architecture for silicon's dark future","volume":"31","author":"Goulding-Hotta","year":"2011","journal-title":"IEEE Micro"},{"issue":"4","key":"10.1016\/bs.adcom.2018.03.012_bb0020","doi-asserted-by":"crossref","first-page":"6","DOI":"10.1109\/MM.2011.77","article-title":"Toward dark silicon in servers","volume":"31","author":"Hardavellas","year":"2011","journal-title":"IEEE Micro"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0025","first-page":"1","article-title":"Computational sprinting","author":"Raghavan","year":"2012"},{"issue":"1","key":"10.1016\/bs.adcom.2018.03.012_bb0030","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","article-title":"Networks on chips: a new SoC paradigm","volume":"35","author":"Benini","year":"2002","journal-title":"IEEE Comput."},{"key":"10.1016\/bs.adcom.2018.03.012_bb0035","doi-asserted-by":"crossref","DOI":"10.1145\/2593069.2593165","article-title":"NoC-sprinting: interconnect for fine-grained sprinting in the dark silicon era","author":"Zhan","year":"2014"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0040","doi-asserted-by":"crossref","DOI":"10.1145\/2897937.2898090","article-title":"Shift sprinting: fine-grained temperature-aware NoC-based MCSoC architecture in dark silicon age","author":"Rezaei","year":"2016"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0045","doi-asserted-by":"crossref","DOI":"10.1145\/2463209.2488835","article-title":"Lighting the dark silicon by exploiting heterogeneity on future processors","author":"Zhang","year":"2013"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0050","first-page":"39","article-title":"Cherry-picking: exploiting process variations in dark-silicon homogeneous chip multi-processors","author":"Raghunathan","year":"2013"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0055","series-title":"International Technology Roadmap for Semiconductors","author":"ITRS","year":"2013"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0060","doi-asserted-by":"crossref","DOI":"10.1145\/2593069.2593229","article-title":"The EDA challenges in the dark silicon era: temperature, reliability, and variability perspectives","author":"Shafique","year":"2014"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0065","doi-asserted-by":"crossref","DOI":"10.1145\/2656075.2656103","article-title":"TSP: thermal safe power: efficient power budgeting for many-core systems in dark silicon","author":"Pagani","year":"2014"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0070","first-page":"70","article-title":"Long term sustainability of differentially reliable systems in the dark silicon era","author":"Allred","year":"2013"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0075","doi-asserted-by":"crossref","DOI":"10.1145\/2656075.2656091","article-title":"Job arrival rate aware scheduling for asymmetric multi-core servers in the dark silicon era","author":"Raghunathan","year":"2014"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0080","doi-asserted-by":"crossref","DOI":"10.1145\/2744769.2744916","article-title":"Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips","author":"Khdr","year":"2015"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0085","first-page":"387","article-title":"Variability-aware dark silicon management in on-chip many-core systems","author":"Shafique","year":"2015"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0090","first-page":"1060","article-title":"VARSHA: variation and reliability-aware application scheduling with adaptive parallelism in the dark-silicon era","author":"Kapadia","year":"2015"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0095","first-page":"499","article-title":"HiWA: a hierarchical wireless network-on-chip architecture","author":"Rezaei","year":"2014"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0100","doi-asserted-by":"crossref","DOI":"10.1109\/PDP.2017.12","article-title":"Multi-objective task mapping approach for wireless NoC in dark silicon age","author":"Rezaei","year":"2017"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0105","first-page":"1","article-title":"Addressing dark silicon challenges with disciplined approximate computing","author":"Esmaeilzadeh","year":"2012"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0110","first-page":"630","article-title":"Optimization of interconnects between accelerators and shared memories in dark silicon","author":"Cong","year":"2013"},{"issue":"5","key":"10.1016\/bs.adcom.2018.03.012_bb0115","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/MM.2013.75","article-title":"Steep-slope devices: from dark to dim silicon","volume":"33","author":"Swaminathan","year":"2013","journal-title":"IEEE Micro"},{"issue":"C","key":"10.1016\/bs.adcom.2018.03.012_bb0120","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1016\/j.compeleceng.2015.10.007","article-title":"Hierarchical approach for hybrid wireless network-on-chip in many-core era","volume":"51","author":"Rezaei","year":"2016","journal-title":"Elsevier Int. J. Comput. Electr. Eng."},{"key":"10.1016\/bs.adcom.2018.03.012_bb0125","first-page":"463","article-title":"Task migration in mesh NoCs over virtual point-to-point connections","author":"Goodarzi","year":"2011"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0130","first-page":"162","article-title":"Noxim: an open, extensible and cycle-accurate network on chip simulator","author":"Catania","year":"2015"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0135","series-title":"Dark vs. Dim Silicon and Near-Threshold Computing Extended Results","author":"Wang","year":"2013"},{"issue":"5","key":"10.1016\/bs.adcom.2018.03.012_bb0140","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1109\/TVLSI.2006.876103","article-title":"HotSpot: a compact thermal modeling methodology for early-stage VLSI design","volume":"14","author":"Huang","year":"2006","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"10.1016\/bs.adcom.2018.03.012_bb0145","first-page":"72","article-title":"The PARSEC benchmark suite: characterization and architectural implications","author":"Bienia","year":"2008"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0150","first-page":"191","article-title":"A static power model for architects","author":"Butts","year":"2000"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0155","doi-asserted-by":"crossref","DOI":"10.1109\/SOCC.2016.7905455","article-title":"SAMi: self-aware migration approach for congestion reduction in NoC-based MCSoC","author":"Rezaei","year":"2016"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0160","first-page":"421","article-title":"Dynamic application mapping algorithm for wireless network-on-chip","author":"Rezaei","year":"2015"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0165","author":"Source Forge"},{"issue":"10","key":"10.1016\/bs.adcom.2018.03.012_bb0170","doi-asserted-by":"crossref","first-page":"1866","DOI":"10.1109\/TCAD.2008.2003301","article-title":"Energy- and performance-aware incremental mapping for networks on chip with multiple voltage levels","volume":"27","author":"Chou","year":"2008","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/bs.adcom.2018.03.012_bb0175","first-page":"742","article-title":"Efficient congestion-aware scheme for wireless on-chip networks","author":"Rezaei","year":"2016"},{"key":"10.1016\/bs.adcom.2018.03.012_bb0180","first-page":"1131","article-title":"Is dark silicon useful? Harnessing the four horsemen of the coming dark silicon apocalypse","author":"Taylor","year":"2012"},{"issue":"2","key":"10.1016\/bs.adcom.2018.03.012_bb0185","doi-asserted-by":"crossref","DOI":"10.1145\/2872936","article-title":"Toward smart embedded systems: a self-aware system-on-chip (SoC) perspective","volume":"15","author":"Dutt","year":"2016","journal-title":"ACM Trans. Embed. Comput. Syst."}],"container-title":["Advances in Computers","Dark Silicon and Future On-chip Systems"],"original-title":[],"link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0065245818300251?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0065245818300251?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2018,7,26]],"date-time":"2018-07-26T08:52:11Z","timestamp":1532595131000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0065245818300251"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1016\/bs.adcom.2018.03.012","relation":{},"ISSN":["0065-2458"],"issn-type":[{"value":"0065-2458","type":"print"}],"subject":[],"published":{"date-parts":[[2018]]}}}