{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,28]],"date-time":"2026-04-28T13:16:24Z","timestamp":1777382184529,"version":"3.51.4"},"reference-count":54,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T00:00:00Z","timestamp":1773878400000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100001738","name":"Ministry of Innovation, Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001738","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100009327","name":"Pazy Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100009327","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100024250","name":"Israel Innovation Authority","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100024250","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Array"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.array.2026.100769","type":"journal-article","created":{"date-parts":[[2026,3,23]],"date-time":"2026-03-23T17:22:16Z","timestamp":1774286536000},"page":"100769","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["HardCAM: A 65 nm radhard CAM design and evaluation for space applications"],"prefix":"10.1016","volume":"30","author":[{"given":"Itay","family":"Merlin","sequence":"first","affiliation":[]},{"given":"Yuval","family":"Harary","sequence":"additional","affiliation":[]},{"given":"Daniel","family":"Amar","sequence":"additional","affiliation":[]},{"given":"Eyal","family":"Rechef","sequence":"additional","affiliation":[]},{"given":"Avner","family":"Haran","sequence":"additional","affiliation":[]},{"given":"Eran Mazal","family":"Tov","sequence":"additional","affiliation":[]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5248-3997","authenticated-orcid":false,"given":"Leonid","family":"Yavits","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/j.array.2026.100769_b1","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1109\/TED.2019.2952397","article-title":"Half-select-free low-power dynamic loop-cutting write assist SRAM cell for space applications","volume":"67","author":"Pal","year":"2019","journal-title":"IEEE Trans Electron Devices"},{"key":"10.1016\/j.array.2026.100769_b2","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1109\/TNANO.2024.3380368","article-title":"A High-Accuracy and Low-Power Emerging Technology-Based Associative Memory","volume":"23","author":"Rezaei","year":"2024","journal-title":"IEEE Trans Nanotechnol"},{"issue":"8","key":"10.1016\/j.array.2026.100769_b3","doi-asserted-by":"crossref","first-page":"2622","DOI":"10.1109\/TVLSI.2016.2518220","article-title":"A low-voltage radiation-hardened 13T SRAM bitcell for ultralow power space applications","volume":"24","author":"Atias","year":"2016","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"6","key":"10.1016\/j.array.2026.100769_b4","doi-asserted-by":"crossref","first-page":"3100","DOI":"10.1109\/TNS.2002.805402","article-title":"Impact of scaling on soft-error rates in commercial microprocessors","volume":"49","author":"Seifert","year":"2002","journal-title":"IEEE Trans Nucl Sci"},{"issue":"2","key":"10.1016\/j.array.2026.100769_b5","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1109\/TNS.2020.3044659","article-title":"Scaling trends of digital single-event effects: A survey of seu and set parameters and comparison with transistor performance","volume":"68","author":"Kobayashi","year":"2021","journal-title":"IEEE Trans Nucl Sci"},{"key":"10.1016\/j.array.2026.100769_b6","doi-asserted-by":"crossref","first-page":"2598","DOI":"10.1109\/TNS.2021.3112622","article-title":"Ultralow power system-on-chip sram characterization by alpha and neutron irradiation","volume":"68","author":"Haran","year":"2021","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"10.1016\/j.array.2026.100769_b7","doi-asserted-by":"crossref","first-page":"583","DOI":"10.1109\/TNS.2003.813129","article-title":"Basic mechanisms and modeling of single-event upset in digital microelectronics","volume":"50","author":"Dodd","year":"2003","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"10.1016\/j.array.2026.100769_b8","doi-asserted-by":"crossref","first-page":"582","DOI":"10.1109\/TDMR.2008.2000892","article-title":"Single Event Upsets in Deep-Submicrometer Technologies Due to Charge Sharing","volume":"8","author":"Amusan","year":"2008","journal-title":"IEEE Trans Device Mater Reliab"},{"issue":"10","key":"10.1016\/j.array.2026.100769_b9","doi-asserted-by":"crossref","first-page":"4170","DOI":"10.1109\/TCSI.2021.3100900","article-title":"Design of high-reliability memory cell to mitigate single event multiple node upsets","volume":"68","author":"Li","year":"2021","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"1","key":"10.1016\/j.array.2026.100769_b10","doi-asserted-by":"crossref","first-page":"475","DOI":"10.1002\/cta.3429","article-title":"A review on radiation-hardened memory cells for space and terrestrial applications","volume":"51","author":"Kumar","year":"2023","journal-title":"Int J Circuit Theory Appl"},{"issue":"6","key":"10.1016\/j.array.2026.100769_b11","doi-asserted-by":"crossref","first-page":"3486","DOI":"10.1109\/TNS.2004.839171","article-title":"Use of light-ion-induced seu in devices under reduced bias to evaluate their seu cross section","volume":"51","author":"Barak","year":"2004","journal-title":"IEEE Trans Nucl Sci"},{"issue":"3","key":"10.1016\/j.array.2026.100769_b12","doi-asserted-by":"crossref","first-page":"712","DOI":"10.1109\/JSSC.2005.864128","article-title":"Content-addressable memory (CAM) circuits and architectures: a tutorial and survey","volume":"41","author":"Pagiamtzis","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"10.1016\/j.array.2026.100769_b13","doi-asserted-by":"crossref","first-page":"13923","DOI":"10.1109\/ACCESS.2024.3355961","article-title":"FASTA: Revisiting fully associative memories in computer microarchitecture","volume":"12","author":"Garz\u00f3n","year":"2024","journal-title":"IEEE Access"},{"issue":"1","key":"10.1016\/j.array.2026.100769_b14","doi-asserted-by":"crossref","first-page":"408","DOI":"10.1109\/JETCAS.2023.3243222","article-title":"AM4: MRAM crossbar based CAM\/TCAM\/ACAM\/AP for in-memory computing","volume":"13","author":"Garz\u00f3n","year":"2023","journal-title":"IEEE J Emerg Sel Top Circuits Syst"},{"issue":"9","key":"10.1016\/j.array.2026.100769_b15","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1049\/el.2018.0558","article-title":"Low-cost single event double-upset tolerant latch design","volume":"54","author":"Jiang","year":"2018","journal-title":"Electron Lett"},{"key":"10.1016\/j.array.2026.100769_b16","series-title":"2015 IEEE 58th international midwest symposium on circuits and systems","first-page":"1","article-title":"Delta DICE: A Double Node Upset resilient latch","author":"Eftaxiopoulos","year":"2015"},{"issue":"6","key":"10.1016\/j.array.2026.100769_b17","doi-asserted-by":"crossref","first-page":"1978","DOI":"10.1109\/TVLSI.2017.2655079","article-title":"Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS Technology","volume":"25","author":"Yan","year":"2017","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"6","key":"10.1016\/j.array.2026.100769_b18","doi-asserted-by":"crossref","first-page":"1925","DOI":"10.1109\/TCSI.2020.2973676","article-title":"Design and Evaluation of Low-Complexity Radiation Hardened CMOS Latch for Double-Node Upset Tolerance","volume":"67","author":"Guo","year":"2020","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"3","key":"10.1016\/j.array.2026.100769_b19","doi-asserted-by":"crossref","first-page":"616","DOI":"10.1109\/TETC.2017.2776285","article-title":"Radiation Hardened Latch Designs for Double and Triple Node Upsets","volume":"8","author":"Watkins","year":"2020","journal-title":"IEEE Trans Emerg Top Comput"},{"issue":"2","key":"10.1016\/j.array.2026.100769_b20","doi-asserted-by":"crossref","first-page":"1163","DOI":"10.1109\/TAES.2019.2925448","article-title":"Design of a triple-node-upset self-recoverable latch for aerospace applications in harsh radiation environments","volume":"56","author":"Yan","year":"2020","journal-title":"IEEE Trans Aerosp Electron Syst"},{"issue":"7","key":"10.1016\/j.array.2026.100769_b21","doi-asserted-by":"crossref","first-page":"2205","DOI":"10.1109\/TCAD.2024.3357593","article-title":"MURLAV: A Multiple-Node-Upset Recovery Latch and Algorithm-Based Verification Method","volume":"43","author":"Yan","year":"2024","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"issue":"3","key":"10.1016\/j.array.2026.100769_b22","doi-asserted-by":"crossref","first-page":"879","DOI":"10.1109\/TCSI.2019.2959007","article-title":"Quadruple cross-coupled dual-interlocked-storage-cells-based multiple-node-upset-tolerant latch designs","volume":"67","author":"Yan","year":"2020","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"1","key":"10.1016\/j.array.2026.100769_b23","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/TETC.2020.3025584","article-title":"Novel quadruple-node-upset-tolerant latch designs with optimized overhead for reliable computing in harsh radiation environments","volume":"10","author":"Yan","year":"2022","journal-title":"IEEE Trans Emerg Top Comput"},{"issue":"8","key":"10.1016\/j.array.2026.100769_b24","doi-asserted-by":"crossref","first-page":"1803","DOI":"10.1109\/TNS.2020.3002654","article-title":"Single-event upset tolerance study of a low-voltage 13T radiation-hardened SRAM bitcell","volume":"67","author":"Haran","year":"2020","journal-title":"IEEE Trans Nucl Sci"},{"issue":"9","key":"10.1016\/j.array.2026.100769_b25","doi-asserted-by":"crossref","first-page":"2489","DOI":"10.1109\/TNS.2017.2728180","article-title":"We-quatro: Radiation-hardened SRAM cell with parametric process variation tolerance","volume":"64","author":"Dang","year":"2017","journal-title":"IEEE Trans Nucl Sci"},{"issue":"6","key":"10.1016\/j.array.2026.100769_b26","doi-asserted-by":"crossref","first-page":"2874","DOI":"10.1109\/23.556880","article-title":"Upset hardened memory design for submicron CMOS technology","volume":"43","author":"Calin","year":"1996","journal-title":"IEEE Trans Nucl Sci"},{"issue":"2","key":"10.1016\/j.array.2026.100769_b27","doi-asserted-by":"crossref","first-page":"407","DOI":"10.1109\/TVLSI.2018.2879341","article-title":"Radiation-hardened 14T SRAM bitcell with speed and power optimized for space application","volume":"27","author":"Peng","year":"2018","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"10.1016\/j.array.2026.100769_b28","doi-asserted-by":"crossref","first-page":"30624","DOI":"10.1109\/ACCESS.2022.3157402","article-title":"Nwise and pwise: 10T radiation hardened SRAM cells for space applications with high reliability requirements","volume":"10","author":"Seyedi","year":"2022","journal-title":"IEEE Access"},{"issue":"2","key":"10.1016\/j.array.2026.100769_b29","doi-asserted-by":"crossref","first-page":"275","DOI":"10.1109\/TC.2008.179","article-title":"Error-correcting codes for ternary content addressable memories","volume":"58","author":"Krishnan","year":"2008","journal-title":"IEEE Trans Comput"},{"key":"10.1016\/j.array.2026.100769_b30","series-title":"2020 IEEE 26th international symposium on on-line testing and robust system design","first-page":"1","article-title":"An ECC-based repair approach with an offset-repair CAM for mitigating the MBUs affecting repair CAM","author":"Papavramidou","year":"2020"},{"issue":"6","key":"10.1016\/j.array.2026.100769_b31","doi-asserted-by":"crossref","first-page":"1185","DOI":"10.1109\/TCAD.2017.2748019","article-title":"A method to detect bit flips in a soft-error resilient TCAM","volume":"37","author":"Syafalni","year":"2017","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"10.1016\/j.array.2026.100769_b32","doi-asserted-by":"crossref","DOI":"10.1109\/LSSC.2024.3362891","article-title":"OCCAM: An error oblivious CAM","author":"Harary","year":"2024","journal-title":"IEEE Solid-State Circuits Lett"},{"issue":"5","key":"10.1016\/j.array.2026.100769_b33","doi-asserted-by":"crossref","first-page":"1665","DOI":"10.1109\/TNET.2010.2047730","article-title":"PEDS: a parallel error detection scheme for TCAM devices","volume":"18","author":"Bremler-Barr","year":"2010","journal-title":"IEEE\/ACM Trans Netw"},{"key":"10.1016\/j.array.2026.100769_b34","doi-asserted-by":"crossref","first-page":"28080","DOI":"10.1109\/ACCESS.2022.3158305","article-title":"Hamming distance tolerant content-addressable memory (HD-CAM) for DNA classification","volume":"10","author":"Garz\u00f3n","year":"2022","journal-title":"IEEE Access"},{"key":"10.1016\/j.array.2026.100769_b35","unstructured":"Noda H, Dosaka K, Morishita F, Arimoto K. A Soft-Error-Immune Maintenance-Free TCAM Architecture with Associated Embedded DRAM. In: IEEE 2005 custom integrated circuits conference. Vol. 2005, 2005, p. 451\u20134."},{"key":"10.1016\/j.array.2026.100769_b36","series-title":"2010 IEEE 25th international symposium on defect and fault tolerance in VLSI systems","first-page":"420","article-title":"Error detection and correction in content addressable memories","author":"Pontarelli","year":"2010"},{"key":"10.1016\/j.array.2026.100769_b37","doi-asserted-by":"crossref","unstructured":"Efthymiou A. An error tolerant CAM with nand match-line organization. In: Proceedings of the 23rd ACM international conference on great lakes symposium on VLSI. 2013, p. 257\u201362.","DOI":"10.1145\/2483028.2483105"},{"issue":"8","key":"10.1016\/j.array.2026.100769_b38","doi-asserted-by":"crossref","first-page":"1103","DOI":"10.1016\/j.micpro.2013.10.003","article-title":"Soft error tolerant content addressable memories (CAMs) using error detection codes and duplication","volume":"37","author":"Maestro","year":"2013","journal-title":"Microprocess Microsyst"},{"key":"10.1016\/j.array.2026.100769_b39","series-title":"2014 IEEE Asia Pacific conference on circuits and systems","first-page":"471","article-title":"Soft-error tolerant TCAMs for high-reliability packet classifications","author":"Syafalni","year":"2014"},{"issue":"6","key":"10.1016\/j.array.2026.100769_b40","doi-asserted-by":"crossref","first-page":"1111","DOI":"10.1109\/TC.2012.56","article-title":"Error detection and correction in content addressable memories by using bloom filters","volume":"62","author":"Pontarelli","year":"2012","journal-title":"IEEE Trans Comput"},{"key":"10.1016\/j.array.2026.100769_b41","doi-asserted-by":"crossref","DOI":"10.1109\/ACCESS.2025.3528745","article-title":"Spacecam: A 16 nm finfet low-power soft-error tolerant tcam design for space communication applications","author":"Merlin","year":"2025","journal-title":"IEEE Access"},{"issue":"5","key":"10.1016\/j.array.2026.100769_b42","first-page":"45","article-title":"Implementation of BCH code (n, k) encoder and decoder for multiple error correction control","volume":"2","author":"Yathiraj","year":"2014","journal-title":"Int J Comput Sci Mob App."},{"key":"10.1016\/j.array.2026.100769_b43","unstructured":"Random IPV6 generator URL https:\/\/studyfied.com\/tool\/random-ipv6-generator."},{"key":"10.1016\/j.array.2026.100769_b44","doi-asserted-by":"crossref","unstructured":"Chakrabarti A, Regev O. An optimal lower bound on the communication complexity of gap-hamming-distance. In: Proceedings of the forty-third annual ACM symposium on theory of computing. 2011, p. 51\u201360.","DOI":"10.1145\/1993636.1993644"},{"key":"10.1016\/j.array.2026.100769_b45","series-title":"2017 ACM\/IEEE symposium on architectures for networking and communications systems","first-page":"204","article-title":"Classbench-ng: Recasting classbench after a decade of network evolution","author":"Matou\u0161ek","year":"2017"},{"issue":"7","key":"10.1016\/j.array.2026.100769_b46","doi-asserted-by":"crossref","first-page":"2065","DOI":"10.1109\/JSSC.2009.2021925","article-title":"A 3.6 pj\/access 480 mhz 128 kb on-chip sram with 850 mhz boost mode in 90 nm cmos with tunable sense amplifiers","volume":"44","author":"Cosemans","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"issue":"1","key":"10.1016\/j.array.2026.100769_b47","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1016\/j.mejo.2013.10.006","article-title":"A match-line dynamic energy reduction technique for high-speed ternary cam using dual feedback sense amplifier","volume":"45","author":"Ali","year":"2014","journal-title":"Microelectron J"},{"issue":"3","key":"10.1016\/j.array.2026.100769_b48","doi-asserted-by":"crossref","first-page":"848","DOI":"10.1109\/TNS.2011.2132803","article-title":"14 Mev neutrons seu cross sections in deep submicron devices calculated using heavy ion seu cross sections","volume":"58","author":"Haran","year":"2011","journal-title":"IEEE Trans Nucl Sci"},{"key":"10.1016\/j.array.2026.100769_b49","doi-asserted-by":"crossref","unstructured":"Jahshan Z, Merlin I, Garz\u00f3n E, Yavits L. DASH-CAM: Dynamic Approximate SearcH Content Addressable Memory for genome classification. In: Proceedings of the 56th annual IEEE\/ACM international symposium on microarchitecture. 2023, p. 1453\u201365.","DOI":"10.1145\/3613424.3614262"},{"key":"10.1016\/j.array.2026.100769_b50","doi-asserted-by":"crossref","unstructured":"Hanhan R, Garz\u00f3n E, Jahshan Z, Teman A, Lanuzza M, Yavits L. EDAM: edit distance tolerant approximate matching content addressable memory. In: Proceedings of the 49th annual international symposium on computer architecture. ISCA 2022, 2022, p. 495\u2013507. http:\/\/dx.doi.org\/10.1145\/3470496.3527424.","DOI":"10.1145\/3470496.3527424"},{"key":"10.1016\/j.array.2026.100769_b51","series-title":"IEEE custom integrated circuits conference 2006","first-page":"301","article-title":"A Soft-Error Tolerant Content-Addressable Memory (CAM) Using An Error-Correcting-Match Scheme","author":"Pagiamtzis","year":"2006"},{"issue":"2","key":"10.1016\/j.array.2026.100769_b52","doi-asserted-by":"crossref","DOI":"10.1088\/1674-4926\/31\/2\/025013","article-title":"Reducing vulnerability to soft errors in sub-100 nm content addressable memory circuits","volume":"31","author":"Yan","year":"2010","journal-title":"J Semicond"},{"issue":"8","key":"10.1016\/j.array.2026.100769_b53","doi-asserted-by":"crossref","first-page":"2574","DOI":"10.1109\/JSSC.2020.3043186","article-title":"A 65-nm 0.6-fJ\/Bit\/Search ternary content addressable memory using an adaptive match-line discharge","volume":"56","author":"Lee","year":"2020","journal-title":"IEEE J Solid-State Circuits"},{"issue":"12","key":"10.1016\/j.array.2026.100769_b54","first-page":"5104","article-title":"Segmented Match-Line and Charge-Sharing Based Low-Cost TCAM","volume":"69","author":"Shim","year":"2022","journal-title":"IEEE Trans Circuits Syst II: Express Briefs"}],"container-title":["Array"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S2590005626000925?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S2590005626000925?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,4,28]],"date-time":"2026-04-28T09:23:04Z","timestamp":1777368184000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S2590005626000925"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":54,"alternative-id":["S2590005626000925"],"URL":"https:\/\/doi.org\/10.1016\/j.array.2026.100769","relation":{},"ISSN":["2590-0056"],"issn-type":[{"value":"2590-0056","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"HardCAM: A 65 nm radhard CAM design and evaluation for space applications","name":"articletitle","label":"Article Title"},{"value":"Array","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.array.2026.100769","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 The Authors. Published by Elsevier Inc.","name":"copyright","label":"Copyright"}],"article-number":"100769"}}