{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,14]],"date-time":"2026-05-14T02:09:01Z","timestamp":1778724541102,"version":"3.51.4"},"reference-count":56,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100003968","name":"Iran National Science Foundation","doi-asserted-by":"publisher","award":["4035534"],"award-info":[{"award-number":["4035534"]}],"id":[{"id":"10.13039\/501100003968","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Computers and Electrical Engineering"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.compeleceng.2026.111114","type":"journal-article","created":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T20:27:57Z","timestamp":1776284877000},"page":"111114","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A non-linear two-step ADC for data compression in energy-constrained neural applications"],"prefix":"10.1016","volume":"135","author":[{"given":"Mahshid","family":"Nasserian","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4696-5900","authenticated-orcid":false,"given":"Mohammad","family":"Gholami","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"8","key":"10.1016\/j.compeleceng.2026.111114_bib0001","doi-asserted-by":"crossref","first-page":"444","DOI":"10.1049\/el.2019.0138","article-title":"Two-step, piecewise-linear SAR ADC with programmable transfer function","volume":"55","author":"Sengupta","year":"2019","journal-title":"IET Electron Lett"},{"issue":"4","key":"10.1016\/j.compeleceng.2026.111114_bib0002","doi-asserted-by":"crossref","first-page":"1161","DOI":"10.1109\/JSSC.2018.2888872","article-title":"A 550- \u03bc W 20-kHz BW 100.8-dB SNDR linear- exponential multi-bit incremental \u03a3\u0394 ADC with 256 clock cycles in 65-nm CMOS","volume":"54","author":"Wang","year":"2018","journal-title":"IEEE J Solid-State Circuits"},{"issue":"2","key":"10.1016\/j.compeleceng.2026.111114_bib0003","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1109\/4.902771","article-title":"A 15-b pipelined CMOS floating-point A\/D converter","volume":"36","author":"Thompson","year":"2001","journal-title":"IEEE J Solid-State Circuits"},{"issue":"19","key":"10.1016\/j.compeleceng.2026.111114_bib0004","doi-asserted-by":"crossref","DOI":"10.3390\/s24196161","article-title":"A reconfigurable, nonlinear, low-power, VCO-based ADC for neural recording applications","volume":"24","author":"Shokri","year":"2024","journal-title":"Sensors"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0005","first-page":"101","article-title":"Ultra low-voltage and low-power dB-linear V-I converter using composite NMOS transistors","author":"Duong","year":"2003","journal-title":"IEEE Conf Elect Dev solid-state Cir"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0006","series-title":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","article-title":"A two-step linear-exponential incremental ADC with slope extended counting","author":"Pan","year":"2023"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111114_bib0007","first-page":"29","article-title":"New method for logarithmic analogue-to-digital conversion using switched capacitors with a variable logarithmic base","volume":"13","author":"Mychuda","year":"2023","journal-title":"Electron (Basel)"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0008","first-page":"1","article-title":"A 500-kS\/s continuous-time linear-exponential incremental ADC achieving 90.1-dB DR and 103.1-dB SFDR","author":"Lee","year":"2025","journal-title":"IEEE Trans Circuits Syst 14I: Regul Pap"},{"issue":"4","key":"10.1016\/j.compeleceng.2026.111114_bib0009","doi-asserted-by":"crossref","first-page":"1023","DOI":"10.1109\/JSSC.2019.2959480","article-title":"A continuous-time zoom ADC for low-power audio applications","volume":"55","author":"G\u00f6nen","year":"2020","journal-title":"IEEE J Solid-State Circuits"},{"issue":"3\u20135","key":"10.1016\/j.compeleceng.2026.111114_bib0010","doi-asserted-by":"crossref","first-page":"244","DOI":"10.1016\/j.jphysparis.2009.08.007","article-title":"A review on directional information in neural signals for brain-machine interfaces","volume":"103","author":"Waldert","year":"2009","journal-title":"J Physiol-Paris"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111114_bib0011","article-title":"Successive approximation register analog-to-digital converter (SAR ADC) for biomedical applications","volume":"2023","author":"Arafa","year":"2023","journal-title":"Act Passive Electron Compon"},{"issue":"3","key":"10.1016\/j.compeleceng.2026.111114_bib0012","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1109\/TBCAS.2013.2270178","article-title":"Nonlinear signal-specific ADC for efficient neural recording in brain-machine interfaces","volume":"8","author":"Judy","year":"2014","journal-title":"IEEE Trans Biomed Circuits Syst"},{"issue":"12","key":"10.1016\/j.compeleceng.2026.111114_bib0013","doi-asserted-by":"crossref","DOI":"10.1142\/S0218126622300094","article-title":"Design approaches of ultra-low power sar adc for biomedical systems\u2014A review","volume":"31","author":"Aneesh","year":"2022","journal-title":"J Circuits Syst Comput"},{"issue":"8","key":"10.1016\/j.compeleceng.2026.111114_bib0014","doi-asserted-by":"crossref","first-page":"548","DOI":"10.1109\/LMWC.2019.2921718","article-title":"A 0.1\u20131.5-GHz wide harmonic-locking-free delay-locked loop using an exponential DAC","volume":"29","author":"Park","year":"2019","journal-title":"IEEE Microw Wirel Compon Lett"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0015","series-title":"Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC)","first-page":"117","article-title":"A 1.2 V 86 dB SNDR 500 kHz BW linear-exponential multi-bit incremental ADC using positive feedback in 65nm CMOS","author":"Wang","year":"2019"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0016","first-page":"2914","article-title":"A 50 MHz logarithmic amplifier for use in lidar measurements","volume":"6","author":"Lienert","year":"2001","journal-title":"IEEE Int Geosci Remote Sens Symp"},{"issue":"7","key":"10.1016\/j.compeleceng.2026.111114_bib0017","first-page":"1747","article-title":"9.9 \u00b5W, 140 dB DR, and 93.27 dB SNDR, double sampling \u0394\u03a3 modulator using high swing inverter-based amplifier for digital Hearing aids","volume":"12","author":"Alizadeh Zanjani","year":"2023","journal-title":"Electron (Basel)"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0018","series-title":"IEEE International Symposium on Circuits and Systems","first-page":"473","article-title":"A low power logarithmic A\/D converter","author":"Francesconi","year":"1996"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0019","series-title":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","first-page":"1","article-title":"A two-phase linear-exponential incremental ADC with second-order noise coupling","author":"Wang","year":"2023"},{"issue":"08","key":"10.1016\/j.compeleceng.2026.111114_bib0020","first-page":"758","article-title":"Evaluation of exponential ADC (eADC) and computed DWI (cDWI) for the detection of prostate cancer","volume":"190","author":"Sprinkart","year":"2018","journal-title":"R\u00f6Fo-Fortsch. auf dem Gebiet der R\u00f6ntgenst. der bildgeb Verfahren"},{"issue":"4","key":"10.1016\/j.compeleceng.2026.111114_bib0021","doi-asserted-by":"crossref","first-page":"1161","DOI":"10.1109\/JSSC.2018.2888872","article-title":"A 550uW 20-kHz BW 100.8-dB SNDR linear-exponential multi-bit incremental \u2211\u2206 ADC with 256 clock cycles in 65-nm CMOS","volume":"54","author":"Wang","year":"2019","journal-title":"IEEE J Solid-State Circuits"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0022","series-title":"IEEE International Symposium on Circuits and Systems (ISCAS)","article-title":"Linear-exponential I-DS ADCs: analysis, limitations and higher order","author":"Kaesser","year":"2023"},{"issue":"3","key":"10.1016\/j.compeleceng.2026.111114_bib0024","first-page":"63","article-title":"Logarithmic AD converter with selectable transfer characteristic","author":"Santos","year":"2016","journal-title":"IEEE Trans Circuits Syst II: Express Br"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0025","series-title":"2017 39th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC)","first-page":"4387","article-title":"Evaluation of logarithmic vs. linear ADCs for neural signal acquisition and reconstruction","author":"Pagin","year":"2017"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0026","series-title":"2024 IEEE International Solid-State Circuits Conference (ISSCC)","first-page":"576","article-title":"34.6 A 28nm 72.12 tflops\/w hybrid-domain outer-product based floating-point SRAM computing-in-memory macro with logarithm bit-width residual ADC","volume":"67","author":"Yuan","year":"2024"},{"issue":"9","key":"10.1016\/j.compeleceng.2026.111114_bib0027","first-page":"1485","article-title":"Mathematical modelling of the influence of parasitic capacitances of the components of the logarithmic analogue-to-digital converter (LADC) with a successive approximation on switched capacitors for increasing accuracy of conversion","volume":"11","author":"Mychuda","year":"2022","journal-title":"Electron (Basel)"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0028","series-title":"Logarithmic amplifiers for small current measurements: a comprehensive study for nanoelectronics","author":"Yeole","year":"2024"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0029","series-title":"2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS)","first-page":"25","article-title":"A 6-bit, two-step, successive approximation logarithmic ADC for biomedical applications","author":"Sundarasaradula","year":"2016"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0030","series-title":"Proceedings of the IEEE 2014 Custom Integrated Circuits Conference","first-page":"1","article-title":"A two-step 5b logarithmic ADC with minimum step-size of 0.1% full-scale for MLC phase-change memory readout","author":"Kwon","year":"2014"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0031","series-title":"2025 IEEE International Conference on Electro Information Technology (EIT)","first-page":"603","article-title":"Logarithmic & current-integrating sensor interpreted by a multi-level flash ADC","author":"Berei","year":"2025"},{"issue":"4","key":"10.1016\/j.compeleceng.2026.111114_bib0032","first-page":"1073","article-title":"A widely reconfigurable piecewise-linear ADC for information-aware quantization","volume":"68","author":"Sengupta","year":"2020","journal-title":"IEEE Trans Circuits Syst II: Express Br"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111114_bib0033","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1515\/msr-2016-0005","article-title":"A cost-effective method for resolution increase of the two-stage piecewise linear ADC used for sensor linearization","volume":"16","author":"Jovanovi\u0107","year":"2016","journal-title":"Meas Sci Rev"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111114_bib0034","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1023\/A:1024437311497","article-title":"A CMOS A\/D converter with piecewise linear characteristic and its application to sensor linearization","volume":"36","author":"L\u00f3pez-Mart\u00edn","year":"2003","journal-title":"Analog Integr Circuits Signal Process"},{"issue":"3","key":"10.1016\/j.compeleceng.2026.111114_bib0036","doi-asserted-by":"crossref","first-page":"200","DOI":"10.2478\/jee-2025-0021","article-title":"double-nonuniform single-flash piecewise linear ADC used for linearization of sinusoidal sensors","volume":"76","author":"Jovanovi\u0107","year":"2025","journal-title":"J Electr Eng"},{"issue":"6","key":"10.1016\/j.compeleceng.2026.111114_bib0038","doi-asserted-by":"crossref","first-page":"1031","DOI":"10.1109\/19.119787","article-title":"A programmable nonlinear ADC using optimal-sized ROM","volume":"40","author":"Anvekar","year":"2002","journal-title":"IEEE Trans Instrum Meas"},{"issue":"5","key":"10.1016\/j.compeleceng.2026.111114_bib0039","doi-asserted-by":"crossref","first-page":"1088","DOI":"10.1109\/23.7504","article-title":"Nonlinear ADC with digitally selectable quantizing characteristic","volume":"35","author":"Lygouras","year":"2002","journal-title":"IEEE Trans Nucl Sci"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111114_bib0040","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1016\/j.vlsi.2013.06.001","article-title":"A survey on nonlinear analog-to-digital converters","volume":"47","author":"Santos","year":"2014","journal-title":"Integr VLSI j"},{"issue":"2","key":"10.1016\/j.compeleceng.2026.111114_bib0041","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1016\/j.measurement.2003.08.004","article-title":"Differential predictive floating-point analog-to-digital converter","volume":"35","author":"Groza","year":"2004","journal-title":"Measurement"},{"issue":"10","key":"10.1016\/j.compeleceng.2026.111114_bib0042","doi-asserted-by":"crossref","first-page":"2755","DOI":"10.1109\/JSSC.2009.2028052","article-title":"A 2.5 mW 80 dB DR 36 dB SNDR 22 MS\/s logarithmic pipeline ADC","volume":"44","author":"Lee","year":"2009","journal-title":"IEEE J Solid State Circ"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0044","series-title":"2024 IEEE International Symposium on Circuits and Systems (ISCAS)","first-page":"1","article-title":"A 0.4 V 180 nm CMOS sub-\u03bcw ultra-compact and low-effort design PWM-based ADC","author":"Di Patrizio Stanchieri","year":"2024"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0043","first-page":"1","article-title":"A high-precision level-crossing pipelined ADC with trigger-sampled backend stage","author":"Wang","year":"2025","journal-title":"IEEE J Solid-State Circuits"},{"issue":"6","key":"10.1016\/j.compeleceng.2026.111114_bib0045","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2013.2254551","article-title":"A resolution-reconfigurable 5-to-10-bit 0.4-to-1 V power scalable SAR ADC for sensor applications","volume":"48","author":"Yip","year":"2013","journal-title":"IEEE J Solid-State Circuits"},{"issue":"2","key":"10.1016\/j.compeleceng.2026.111114_bib0046","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1109\/TBCAS.2011.2145418","article-title":"Adaptive resolution ADC array for an implantable neural sensor","volume":"5","author":"O\u2019Driskoll","year":"2011","journal-title":"IEEE Trans Biomed Circuits Syst"},{"issue":"12","key":"10.1016\/j.compeleceng.2026.111114_bib0047","doi-asserted-by":"crossref","first-page":"2149","DOI":"10.1109\/TCSI.2016.2617879","article-title":"A 0.4 V 1.94 fJ\/conversion-step 10 bit 750 kS\/s SAR ADC with input-range-adaptive switching","volume":"63","author":"Lee","year":"2016","journal-title":"IEEE Trans circuits syst-Regul pap"},{"issue":"2","key":"10.1016\/j.compeleceng.2026.111114_bib0048","doi-asserted-by":"crossref","DOI":"10.1109\/TBCAS.2013.2254484","article-title":"A sub-microwatt asynchronous level-crossing ADC for biomedical applications","volume":"7","author":"Li","year":"2013","journal-title":"IEEE Trans Biomed Circuits Syst"},{"issue":"2","key":"10.1016\/j.compeleceng.2026.111114_bib0049","doi-asserted-by":"crossref","DOI":"10.1109\/TBCAS.2016.2619858","article-title":"Pseudo asynchronous level crossing ADC for ECG signal acquisition","volume":"11","author":"Marisa","year":"2017","journal-title":"IEEE Trans Biomed Circuits Syst"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0050","series-title":"IEEE International Symposium on Circuits and Systems (ISCAS)","first-page":"1","article-title":"Power efficient SAR ADC adaptive to input activity for ECG monitoring applications","author":"Yim","year":"2017"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111114_bib0051","doi-asserted-by":"crossref","first-page":"183","DOI":"10.1109\/JBHI.2013.2274809","article-title":"A level-crossing based QRS-detection algorithm for wearable ECG sensors","volume":"18","author":"Ravanshad","year":"2014","journal-title":"IEEE J Biomed Health Inf"},{"issue":"9","key":"10.1016\/j.compeleceng.2026.111114_bib0052","article-title":"A power-efficient signal-specific ADC for sensor-interface applications","volume":"64","author":"Rahiminejad","year":"2017","journal-title":"IEEE Trans Circuits Syst 14II: Express Br"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0053","series-title":"19th International Conference on Electrical Engineering\/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON)","article-title":"A logarithmic level-crossing ADC with fixed comparison window","author":"Sirimasakul","year":"2022"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0054","article-title":"A low-power logarithmic CMOS digital-to-analog converter for neural signal recording","author":"Jomehei","year":"2021","journal-title":"IEEE Trans Circuits Syst II: Express Br"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111114_bib0055","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1007\/s10470-018-1258-6","article-title":"An adaptive-resolution signal-specific ADC for sensor-interface applications","volume":"98","author":"Nasserian","year":"2019","journal-title":"Analog Integr Circuits Signal Process"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0056","unstructured":"MIT-BIH Arrhythmia database. [Online]. http:\/\/physionet.org\/cgi-bin\/atm\/ATM."},{"issue":"8","key":"10.1016\/j.compeleceng.2026.111114_bib0057","doi-asserted-by":"crossref","DOI":"10.1109\/TCSII.2010.2056012","article-title":"Event-driven data acquisition and digital signal processing-a tutorial","volume":"57","author":"Tsividis","year":"2010","journal-title":"IEEE Trans Circuits Syst-II: Express Br"},{"key":"10.1016\/j.compeleceng.2026.111114_bib0058","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1007\/s10470-012-9984-7","article-title":"A new non-uniform adaptive-sampling successive approximation ADC for biomedical sparse signals","volume":"74","author":"Zaare","year":"2013","journal-title":"Analog Integr Circuits Signal Process"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111114_bib0059","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1007\/s10470-016-0744-y","article-title":"A CMOS pseudo-exponential current-output DAC with code-dependent body-biasing","volume":"88","author":"Esmailiyan","year":"2016","journal-title":"Analog Int Cir Sig Proc"}],"container-title":["Computers and Electrical Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0045790626001862?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0045790626001862?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,14]],"date-time":"2026-05-14T01:27:26Z","timestamp":1778722046000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0045790626001862"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":56,"alternative-id":["S0045790626001862"],"URL":"https:\/\/doi.org\/10.1016\/j.compeleceng.2026.111114","relation":{},"ISSN":["0045-7906"],"issn-type":[{"value":"0045-7906","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A non-linear two-step ADC for data compression in energy-constrained neural applications","name":"articletitle","label":"Article Title"},{"value":"Computers and Electrical Engineering","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.compeleceng.2026.111114","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"111114"}}