{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T17:54:27Z","timestamp":1775584467219,"version":"3.50.1"},"reference-count":21,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T00:00:00Z","timestamp":1774915200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Computers and Electrical Engineering"],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1016\/j.compeleceng.2026.111152","type":"journal-article","created":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T10:06:32Z","timestamp":1775037992000},"page":"111152","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Physical design of a 32-bit RISC-V based microprocessor: A proof of concept for chaotic systems implementation"],"prefix":"10.1016","volume":"134","author":[{"given":"Noe","family":"Reyes-Ortiz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1377-510X","authenticated-orcid":false,"given":"Daniel","family":"Clemente-Lopez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2785-5060","authenticated-orcid":false,"given":"Jose de Jesus","family":"Rangel-Magdaleno","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5122-6371","authenticated-orcid":false,"given":"Sergio","family":"Rosales-Nunez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose Hugo","family":"Barron-Zambrano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/j.compeleceng.2026.111152_b1","doi-asserted-by":"crossref","first-page":"13","DOI":"10.3390\/chips4020013","article-title":"Optimised extension of an ultra-low-power RISC-V processor to support lightweight neural network models","volume":"4","author":"Liu","year":"2025","journal-title":"Chips"},{"key":"10.1016\/j.compeleceng.2026.111152_b2","first-page":"1","article-title":"Survey of verification of RISC-V processors","author":"Tain","year":"2025","journal-title":"J Electron Test"},{"key":"10.1016\/j.compeleceng.2026.111152_b3","doi-asserted-by":"crossref","DOI":"10.1109\/ACCESS.2025.3540311","article-title":"Efficient prefetch and issue scheduling approaches for simultaneous multithreading applied to superscalar RISC-V processor","author":"Ribo","year":"2025","journal-title":"IEEE Access"},{"key":"10.1016\/j.compeleceng.2026.111152_b4","doi-asserted-by":"crossref","DOI":"10.1016\/j.microrel.2025.115667","article-title":"Selective hardening of RISC-V soft-processors for space applications","volume":"167","author":"Cora","year":"2025","journal-title":"Microelectron Reliab"},{"key":"10.1016\/j.compeleceng.2026.111152_b5","doi-asserted-by":"crossref","unstructured":"de J R-T, Ordaz-Moreno A, Vite-frias JA, Garcia-Perez A. 8-bit cisc microprocessor core for teaching applications in the digital systems laboratory. In: 2006 IEEE international conference on reconfigurable computing and FPGA\u2019s, vol. 2006. p. 1\u20135. http:\/\/dx.doi.org\/10.1109\/RECONF.2006.307782.","DOI":"10.1109\/RECONF.2006.307782"},{"issue":"11","key":"10.1016\/j.compeleceng.2026.111152_b6","doi-asserted-by":"crossref","first-page":"2629","DOI":"10.1109\/TVLSI.2019.2926114","article-title":"The cost of application-class processing: Energy and performance analysis of a linux-ready 1.7-GHz 64-bit RISC-V core in 22-nm FDSOI technology","volume":"27","author":"Zaruba","year":"2019","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"10.1016\/j.compeleceng.2026.111152_b7","doi-asserted-by":"crossref","first-page":"58151","DOI":"10.1109\/ACCESS.2022.3177743","article-title":"Instruction set extension of a RISC-V based SoC for driver drowsiness detection","volume":"10","author":"Mousavikia","year":"2022","journal-title":"IEEE Access"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111152_b8","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1007\/s10470-025-02414-z","article-title":"Hardware efficient arithmetic reconfigurable fully homomorphic encryption (ARFHE) accelerator of low power IoT based RISC-V processor","volume":"124","author":"Reddy","year":"2025","journal-title":"Analog Integr Circuits Signal Process"},{"key":"10.1016\/j.compeleceng.2026.111152_b9","series-title":"Digital design and computer architecture, RISC-V edition","isbn-type":"print","author":"Harris","year":"2021","ISBN":"https:\/\/id.crossref.org\/isbn\/9780128200650"},{"issue":"2","key":"10.1016\/j.compeleceng.2026.111152_b10","doi-asserted-by":"crossref","first-page":"309","DOI":"10.14716\/ijtech.v10i2.795","article-title":"Design and implementation of a direct memory access controller for embedded applications","volume":"10","author":"Ahmed","year":"2019","journal-title":"Int J Technol"},{"issue":"3","key":"10.1016\/j.compeleceng.2026.111152_b11","doi-asserted-by":"crossref","first-page":"279","DOI":"10.31887\/DCNS.2007.9.3\/coestreicher","article-title":"A history of chaos theory","volume":"9","author":"Oestreicher","year":"2007","journal-title":"Dialogues Clin Neuro- Sci"},{"key":"10.1016\/j.compeleceng.2026.111152_b12","doi-asserted-by":"crossref","first-page":"1038","DOI":"10.1119\/1.17335","article-title":"Double pendulum: An experiment in chaos","volume":"61","author":"Levien","year":"1993","journal-title":"Am J Phys - Amer J Phys"},{"key":"10.1016\/j.compeleceng.2026.111152_b13","series-title":"The RISC-V instruction set manual, volume I: Unprivileged ISA, version 20191213","author":"Waterman","year":"2019"},{"key":"10.1016\/j.compeleceng.2026.111152_b14","isbn-type":"print","article-title":"Verilog HDL: A guide to digital design and synthesis","author":"Palnitkar","year":"2003","ISBN":"https:\/\/id.crossref.org\/isbn\/9780130449115"},{"key":"10.1016\/j.compeleceng.2026.111152_b15","series-title":"ASIC design and synthesis: RTL design using verilog","isbn-type":"print","doi-asserted-by":"crossref","DOI":"10.1007\/978-981-33-4642-0","author":"Taraate","year":"2021","ISBN":"https:\/\/id.crossref.org\/isbn\/9789813346420"},{"key":"10.1016\/j.compeleceng.2026.111152_b16","doi-asserted-by":"crossref","first-page":"1","DOI":"10.29292\/jics.v17i2.548","article-title":"Synthesis of steel-asic, a RISC-V core","volume":"17","author":"da Silva","year":"2022","journal-title":"J Integr Circuits Syst"},{"key":"10.1016\/j.compeleceng.2026.111152_b17","series-title":"RTL modeling with systemverilog for simulation and synthesis using SystemVerilog for ASIC and FPGA design","isbn-type":"print","author":"Sutherland","year":"2017","ISBN":"https:\/\/id.crossref.org\/isbn\/9781546776345"},{"key":"10.1016\/j.compeleceng.2026.111152_b18","series-title":"CMOS VLSI design: A circuits and systems perspective","isbn-type":"print","author":"Weste","year":"2011","ISBN":"https:\/\/id.crossref.org\/isbn\/9780321547743"},{"key":"10.1016\/j.compeleceng.2026.111152_b19","doi-asserted-by":"crossref","unstructured":"Fritscher M, Uhlmann M, Ostrovskyy P, Reiser D, Chen J, Wen J, Schulze C, Kahmen G, Fey D, Reichenbach M, et al. RISC-V CPU Design Using RRAM-CMOS Standard Cells. IEEE Trans Very Large Scale Integr (VLSI) Syst 2025.","DOI":"10.1109\/TVLSI.2025.3554476"},{"issue":"3","key":"10.1016\/j.compeleceng.2026.111152_b20","doi-asserted-by":"crossref","first-page":"33","DOI":"10.3390\/chips4030033","article-title":"Design of an ASIC vector engine for a RISC-V architecture","volume":"4","author":"Bucio-Mac\u00edas","year":"2025","journal-title":"Chips"},{"key":"10.1016\/j.compeleceng.2026.111152_b21","doi-asserted-by":"crossref","unstructured":"Kanase G, Nithin M. ASIC design of a 32-bit low power RISC-V based system core for medical applications. In: Proc. 6th int. conf. on communication and electronics systems. 2021, p. 1\u20135.","DOI":"10.1109\/ICCES51350.2021.9489067"}],"container-title":["Computers and Electrical Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0045790626002247?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0045790626002247?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T16:58:30Z","timestamp":1775581110000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0045790626002247"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":21,"alternative-id":["S0045790626002247"],"URL":"https:\/\/doi.org\/10.1016\/j.compeleceng.2026.111152","relation":{},"ISSN":["0045-7906"],"issn-type":[{"value":"0045-7906","type":"print"}],"subject":[],"published":{"date-parts":[[2026,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Physical design of a 32-bit RISC-V based microprocessor: A proof of concept for chaotic systems implementation","name":"articletitle","label":"Article Title"},{"value":"Computers and Electrical Engineering","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.compeleceng.2026.111152","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 The Authors. Published by Elsevier Ltd.","name":"copyright","label":"Copyright"}],"article-number":"111152"}}