{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T01:54:58Z","timestamp":1781661298260,"version":"3.54.5"},"reference-count":47,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Computers and Electrical Engineering"],"published-print":{"date-parts":[[2026,10]]},"DOI":"10.1016\/j.compeleceng.2026.111265","type":"journal-article","created":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T22:39:46Z","timestamp":1781649586000},"page":"111265","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Approximate circuit for Modulo-3 residue generation and its application in self-checking architectures"],"prefix":"10.1016","volume":"138","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-8050-675X","authenticated-orcid":false,"given":"Sahana","family":"A.R.","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-7414-0476","authenticated-orcid":false,"given":"Gautham","family":"Suresh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-0076-7422","authenticated-orcid":false,"given":"Chiraag","family":"V.","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1240-6860","authenticated-orcid":false,"given":"Thejaswini","family":"P.","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5869-1057","authenticated-orcid":false,"given":"Sukumar","family":"Nandi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.compeleceng.2026.111265_b1","series-title":"Electronic circuit design","first-page":"363","article-title":"Digital signal processors","author":"Kularatna","year":"2017"},{"key":"10.1016\/j.compeleceng.2026.111265_b2","series-title":"Proceedings of the 2004 ACM\/SIGDA 12th international symposium on field programmable gate arrays","first-page":"61","article-title":"A high performance 32-bit ALU for programmable logic","author":"Metzgen","year":"2004"},{"key":"10.1016\/j.compeleceng.2026.111265_b3","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1145\/2234336.2234342","article-title":"A new architecture for FPGA implementation of a MAC unit for digital signal processors using mixed number system","volume":"40","author":"Ghosh","year":"2012","journal-title":"SIGARCH Comput Arch News"},{"key":"10.1016\/j.compeleceng.2026.111265_b4","series-title":"Proceedings. 34th ACM\/IEEE international symposium on microarchitecture. MICRO-34","first-page":"214","article-title":"Dual use of superscalar datapath for transient-fault detection and recovery","author":"Ray","year":"2001"},{"key":"10.1016\/j.compeleceng.2026.111265_b5","series-title":"Proceedings of the seventeenth international conference on architectural support for programming languages and operating systems","first-page":"123","article-title":"Relyzer: Exploiting application-level fault equivalence to analyze application resiliency to transient faults","author":"Hari","year":"2012"},{"key":"10.1016\/j.compeleceng.2026.111265_b6","doi-asserted-by":"crossref","first-page":"3193","DOI":"10.3390\/electronics11193193","article-title":"Adaptive BIST for concurrent on-line testing on combinational circuits","volume":"11","author":"Chioktour","year":"2022","journal-title":"Electronics"},{"key":"10.1016\/j.compeleceng.2026.111265_b7","series-title":"Proceedings of the 1st Amrita ACM-W celebration on women in computing in India","article-title":"Fault tolerant techniques for reconfigurable platforms","author":"Sharma","year":"2010"},{"key":"10.1016\/j.compeleceng.2026.111265_b8","doi-asserted-by":"crossref","unstructured":"Bolchini C, Salice F, Sciuto D. Designing Self-Checking FPGAs Through Error Detection Codes. In: 17th IEEE international symposium on defect and fault tolerance in VLSI systems, 2002. DFT 2002. proceedings. Vancouver, BC, Canada; 2002, p. 60\u20138. http:\/\/dx.doi.org\/10.1109\/DFTVS.2002.1173502.","DOI":"10.1109\/DFTVS.2002.1173502"},{"key":"10.1016\/j.compeleceng.2026.111265_b9","doi-asserted-by":"crossref","unstructured":"Ince M, Bilgic B, Ozev S. Digital fault-based built-in self-test and evaluation of low dropout voltage regulators. 2022;18. http:\/\/dx.doi.org\/10.1145\/3510852.","DOI":"10.1145\/3510852"},{"key":"10.1016\/j.compeleceng.2026.111265_b10","series-title":"Proceedings of the 7th ACM international conference on computing frontiers","first-page":"257","article-title":"Reversible online BIST using bidirectional BILBO","author":"Chen","year":"2010"},{"key":"10.1016\/j.compeleceng.2026.111265_b11","series-title":"Proceedings of the 12th ACM great lakes symposium on VLSI","first-page":"71","article-title":"Self-checking sequential circuits with self-healing ability","author":"Levin","year":"2002"},{"key":"10.1016\/j.compeleceng.2026.111265_b12","series-title":"Testing and reliable design of CMOS circuits, vol. 88","author":"Jha","year":"2012"},{"key":"10.1016\/j.compeleceng.2026.111265_b13","series-title":"2022 55th IEEE\/ACM international symposium on microarchitecture","first-page":"73","article-title":"Revisiting residue codes for modern memories","author":"Manzhosov","year":"2022"},{"key":"10.1016\/j.compeleceng.2026.111265_b14","series-title":"Design of VLSI systems \u2014 A practical introduction","author":"Brackenbury","year":"1987"},{"key":"10.1016\/j.compeleceng.2026.111265_b15","first-page":"3043","article-title":"A novel fault tolerant multiplier using single digit conversion based self checking scheme","volume":"33","author":"Periyasamy","year":"2020","journal-title":"Mater Today: Proc"},{"key":"10.1016\/j.compeleceng.2026.111265_b16","series-title":"2021 6th international conference for convergence in technology","first-page":"1","article-title":"Design of fault tolerant multiplier using self checking adder and GDI technique","author":"Swarna","year":"2021"},{"key":"10.1016\/j.compeleceng.2026.111265_b17","series-title":"2019 IEEE international symposium on smart electronic systems","first-page":"156","article-title":"Design and ASIC implementation of a reconfigurable fault-tolerant ALU for space applications","author":"Shukla","year":"2019"},{"key":"10.1016\/j.compeleceng.2026.111265_b18","series-title":"2021 1st international conference on microwave, antennas & circuits","first-page":"1","article-title":"Fault-tolerant reconfigurable 32-bit ALU for space applications","author":"Ahmad","year":"2021"},{"key":"10.1016\/j.compeleceng.2026.111265_b19","first-page":"012098","article-title":"On the self-testing (m, n)-code checker design","volume":"vol. 1019","author":"Butorina","year":"2021"},{"key":"10.1016\/j.compeleceng.2026.111265_b20","series-title":"2021 IEEE east-west design & test symposium","first-page":"1","article-title":"Application of constant-weight code 1-out-of-4 while synthesis of self-checking combinational devices","author":"Efanov","year":"2021"},{"key":"10.1016\/j.compeleceng.2026.111265_b21","series-title":"2023 seminar on networks, circuits and systems","first-page":"60","article-title":"Self-dual digital devices with calculations testing by modified hamming code","author":"Efanov","year":"2023"},{"key":"10.1016\/j.compeleceng.2026.111265_b22","first-page":"162","article-title":"Design and implementation of a self-checking rotator using berger code","volume":"8","author":"Ejamail","year":"2023","journal-title":"Bani Walid Univ J Humanit Appl Sci"},{"key":"10.1016\/j.compeleceng.2026.111265_b23","article-title":"The self-checking concurrent error-detection systems synthesis based on the boolean complement to the bose-lin codes with the modulo value M = 4","volume":"43","author":"Efanov","year":"2021","journal-title":"Elektron Model"},{"key":"10.1016\/j.compeleceng.2026.111265_b24","first-page":"163","article-title":"Synthesis of self-checking built-in control circuits based on logical complement to the equilibrium two-out-of-five code","author":"Sapozhnikov","year":"2021","journal-title":"News High Educ Inst Instrum"},{"key":"10.1016\/j.compeleceng.2026.111265_b25","first-page":"129","article-title":"Design of a reliable and self-testing VLSI datapath using residue coding techniques","volume":"133","author":"Sayers","year":"1986","journal-title":"IEE Proc I"},{"key":"10.1016\/j.compeleceng.2026.111265_b26","series-title":"Digest of papers 1991 VLSI test symposium\u2019chip-to-system test concerns for the 90\u2019s","first-page":"166","article-title":"An approach for designing self-checking logic using residue codes","author":"Lala","year":"1991"},{"key":"10.1016\/j.compeleceng.2026.111265_b27","doi-asserted-by":"crossref","first-page":"24339","DOI":"10.1109\/ACCESS.2026.3664183","article-title":"Impact of MAC unit design architectures and their applications in modern computing: An in-depth review","volume":"14","author":"Vishwakarma","year":"2026","journal-title":"IEEE Access"},{"key":"10.1016\/j.compeleceng.2026.111265_b28","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2023.102055","article-title":"High-performance multiply-accumulate unit by integrating binary carry select adder and counter-based modular wallace tree multiplier for embedding system","volume":"93","author":"Ponraj","year":"2023","journal-title":"Integration"},{"key":"10.1016\/j.compeleceng.2026.111265_b29","first-page":"734","article-title":"A survey on the best choice for modulus of residue code","volume":"7","author":"Towhidy","year":"2019","journal-title":"Indones J Electr Eng Inf"},{"key":"10.1016\/j.compeleceng.2026.111265_b30","first-page":"197","article-title":"Low-cost residue codes and their application to self-checking VLSI systems","volume":"132","author":"Sayers","year":"1985","journal-title":"IEEE Proc"},{"key":"10.1016\/j.compeleceng.2026.111265_b31","series-title":"2021 IEEE east-west design & test symposium","first-page":"1","article-title":"The weight-based sum codes in the residue ring by arbitrary modulus for synthesis of self-checking digital computing systems","author":"Efanov","year":"2021"},{"key":"10.1016\/j.compeleceng.2026.111265_b32","doi-asserted-by":"crossref","unstructured":"Mittal S. A survey of techniques for approximate computing. 2016;48 http:\/\/dx.doi.org\/10.1145\/2893356.","DOI":"10.1145\/2893356"},{"key":"10.1016\/j.compeleceng.2026.111265_b33","doi-asserted-by":"crossref","DOI":"10.3390\/electronics9040557","article-title":"Survey on approximate computing and its intrinsic fault tolerance","volume":"9","author":"Rodrigues","year":"2020","journal-title":"Electronics"},{"key":"10.1016\/j.compeleceng.2026.111265_b34","doi-asserted-by":"crossref","first-page":"2108","DOI":"10.1109\/JPROC.2020.3006451","article-title":"Approximate arithmetic circuits: A survey, characterization, and recent applications","volume":"108","author":"Jiang","year":"2020","journal-title":"Proc IEEE"},{"key":"10.1016\/j.compeleceng.2026.111265_b35","article-title":"Exploiting errors for efficiency: A survey from circuits to applications","volume":"53","author":"Stanley-Marbell","year":"2020","journal-title":"ACM Comput Surv"},{"key":"10.1016\/j.compeleceng.2026.111265_b36","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1016\/j.tcs.2012.03.047","article-title":"Exact and approximation algorithms for error-detecting even codes","volume":"440","author":"Pinto","year":"2012","journal-title":"Theoret Comput Sci"},{"key":"10.1016\/j.compeleceng.2026.111265_b37","doi-asserted-by":"crossref","first-page":"33","DOI":"10.1007\/s10836-020-05858-5","article-title":"On using approximate computing to build an error detection scheme for arithmetic circuits","volume":"36","author":"Deveautour","year":"2020","journal-title":"J Electron Test"},{"key":"10.1016\/j.compeleceng.2026.111265_b38","doi-asserted-by":"crossref","first-page":"2012","DOI":"10.1109\/TVLSI.2024.3445108","article-title":"HPR-MUL: An area and energy-efficient high-precision redundancy multiplier by approximate computing","volume":"32","author":"Vafaei","year":"2024","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"10.1016\/j.compeleceng.2026.111265_b39","doi-asserted-by":"crossref","DOI":"10.3390\/electronics12183819","article-title":"FAC: A fault-tolerant design approach based on approximate computing","volume":"12","author":"Balasubramanian","year":"2023","journal-title":"Electronics"},{"key":"10.1016\/j.compeleceng.2026.111265_b40","series-title":"Proceedings of the 32nd symposium on integrated circuits and systems design","article-title":"Exploiting approximate computing for low-cost fault tolerant architectures","author":"Rodrigues","year":"2019"},{"key":"10.1016\/j.compeleceng.2026.111265_b41","series-title":"Approximate computing: An emerging paradigm for energy-efficient design","first-page":"1","author":"Han","year":"2013"},{"key":"10.1016\/j.compeleceng.2026.111265_b42","series-title":"2016 international conference on design and technology of integrated systems in nanoscale era","first-page":"1","article-title":"Voltage over-scaling in sequential circuits for approximate computing","author":"May","year":"2016"},{"key":"10.1016\/j.compeleceng.2026.111265_b43","doi-asserted-by":"crossref","first-page":"140","DOI":"10.1109\/TEC.1959.5219515","article-title":"The residue number system","volume":"EC-8","author":"Garner","year":"1959","journal-title":"IRE Trans Electron Comput"},{"key":"10.1016\/j.compeleceng.2026.111265_b44","doi-asserted-by":"crossref","first-page":"563","DOI":"10.1147\/rd.145.0563","article-title":"Concurrent error detection for group look-ahead binary adders","volume":"14","author":"Langdon","year":"1970","journal-title":"IBM J Res Dev"},{"key":"10.1016\/j.compeleceng.2026.111265_b45","first-page":"56","article-title":"Part 1: VLSI implementation of an optimised hierarchical multiplier","volume":"131","author":"Yung","year":"1984","journal-title":"IEE Proc G"},{"key":"10.1016\/j.compeleceng.2026.111265_b46","doi-asserted-by":"crossref","first-page":"87367","DOI":"10.1109\/ACCESS.2020.2992286","article-title":"A high-performance multiply-accumulate unit by integrating additions and accumulations into partial product reduction process","volume":"8","author":"Tung","year":"2020","journal-title":"IEEE Access"},{"key":"10.1016\/j.compeleceng.2026.111265_b47","doi-asserted-by":"crossref","first-page":"1760","DOI":"10.1109\/TC.2012.146","article-title":"New metrics for the reliability of approximate and probabilistic adders","volume":"62","author":"Liang","year":"2013","journal-title":"IEEE Trans Comput"}],"container-title":["Computers and Electrical Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S004579062600337X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S004579062600337X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T01:19:15Z","timestamp":1781659155000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S004579062600337X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,10]]},"references-count":47,"alternative-id":["S004579062600337X"],"URL":"https:\/\/doi.org\/10.1016\/j.compeleceng.2026.111265","relation":{},"ISSN":["0045-7906"],"issn-type":[{"value":"0045-7906","type":"print"}],"subject":[],"published":{"date-parts":[[2026,10]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Approximate circuit for Modulo-3 residue generation and its application in self-checking architectures","name":"articletitle","label":"Article Title"},{"value":"Computers and Electrical Engineering","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.compeleceng.2026.111265","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"111265"}}