{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,11]],"date-time":"2026-08-11T09:27:30Z","timestamp":1786440450017,"version":"build-2736575974"},"reference-count":34,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,10,1]],"date-time":"2026-10-01T00:00:00Z","timestamp":1790812800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Computers and Electrical Engineering"],"published-print":{"date-parts":[[2026,10]]},"DOI":"10.1016\/j.compeleceng.2026.111315","type":"journal-article","created":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T22:12:53Z","timestamp":1781302373000},"page":"111315","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A 12-bit 500-MS\/s pipelined-SAR ADC with a 2-bit\/cycle architecture, a time-domain residue amplifier and a foreground bit-weight calibration system"],"prefix":"10.1016","volume":"138","author":[{"given":"Jialu","family":"Liu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bowen","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.compeleceng.2026.111315_b1","unstructured":"Murmann B. ADC Performance Survey 1997\u20132025, [Online]. Available: https:\/\/github.com\/bmurmann\/ADC-survey."},{"issue":"4","key":"10.1016\/j.compeleceng.2026.111315_b2","doi-asserted-by":"crossref","first-page":"859","DOI":"10.1109\/JSSC.2011.2108133","article-title":"A SAR-assisted two-stage pipeline ADC","volume":"46","author":"Lee","year":"2011","journal-title":"IEEE J Solid-State Circuits"},{"issue":"12","key":"10.1016\/j.compeleceng.2026.111315_b3","doi-asserted-by":"crossref","first-page":"2901","DOI":"10.1109\/JSSC.2015.2463094","article-title":"A 1 mW 71.5 dB SNDR 50 MS\/s 13 bit fully differential ring amplifier based SAR-assisted pipeline ADC","volume":"50","author":"Lim","year":"2015","journal-title":"IEEE J Solid-State Circuits"},{"issue":"10","key":"10.1016\/j.compeleceng.2026.111315_b4","doi-asserted-by":"crossref","first-page":"2331","DOI":"10.1109\/JSSC.2015.2453332","article-title":"A 100 MS\/s, 10.5 bit, 2.46 mW comparator-less pipeline ADC using self-biased ring amplifiers","volume":"50","author":"Lim","year":"2015","journal-title":"IEEE J Solid-State Circuits"},{"key":"10.1016\/j.compeleceng.2026.111315_b5","doi-asserted-by":"crossref","unstructured":"Verbruggen B, et al. A 70 dB SNDR 200 MS\/s 2.3 mW dynamic pipelined SAR ADC in 28 nm digital CMOS. In: 2014 symposium on VLSI circuits digest of technical papers. Honolulu, HI, USA, 2014, p. 1\u20132.","DOI":"10.1109\/VLSIC.2014.6858451"},{"issue":"12","key":"10.1016\/j.compeleceng.2026.111315_b6","doi-asserted-by":"crossref","first-page":"3235","DOI":"10.1109\/JSSC.2017.2732731","article-title":"A non-interleaved 12-b 330-MS\/s pipelined-SAR ADC with PVT-stabilized dynamic amplifier achieving sub-1-dB SNDR variation","volume":"52","author":"Huang","year":"2017","journal-title":"IEEE J Solid-State Circuits"},{"key":"10.1016\/j.compeleceng.2026.111315_b7","doi-asserted-by":"crossref","unstructured":"Yoshioka K, et al. \u201d28.7 A 0.7 V 12b 160MS\/s 12.8 fJ\/conv-step pipelined-SAR ADC in 28 nm CMOS with digital amplifier technique. In: 2017 IEEE international solid-state circuits conference. ISSCC, San Francisco, CA, USA; 2017, p. 478\u20139.","DOI":"10.1109\/ISSCC.2017.7870469"},{"issue":"3","key":"10.1016\/j.compeleceng.2026.111315_b8","doi-asserted-by":"crossref","first-page":"862","DOI":"10.1109\/JSSC.2008.2012329","article-title":"A 32 mW 1.25 GS\/s 6b 2b\/step SAR ADC in 0.13\u03bcm CMOS","volume":"44","author":"Cao","year":"2009","journal-title":"IEEE J Solid-State Circuits"},{"issue":"11","key":"10.1016\/j.compeleceng.2026.111315_b9","doi-asserted-by":"crossref","first-page":"2763","DOI":"10.1109\/JSSC.2012.2214181","article-title":"An 8-b 400-MS\/s 2-b-per-cycle SAR adc with resistive DAC","volume":"47","author":"Wei","year":"2012","journal-title":"IEEE J Solid-State Circuits"},{"key":"10.1016\/j.compeleceng.2026.111315_b10","doi-asserted-by":"crossref","unstructured":"Lien Y-C. A 4.5-mW 8-b 750-MS\/s 2-b\/step asynchronous subranged SAR ADC in 28-nm CMOS technology. In: 2012 symposium on VLSI circuits. VLSIC, Honolulu, HI, USA; 2012, p. 88\u20139.","DOI":"10.1109\/VLSIC.2012.6243803"},{"key":"10.1016\/j.compeleceng.2026.111315_b11","doi-asserted-by":"crossref","unstructured":"Chan C-H, Zhu Y, Sin S-W, U S-P, Martins RP. A 3.8 mW 8b 1GS\/s 2b\/cycle interleaving SAR ADC with compact DAC structure. In: 2012 symposium on VLSI circuits. VLSIC, Honolulu, HI, USA; 2012, p. 86\u20137.","DOI":"10.1109\/VLSIC.2012.6243802"},{"key":"10.1016\/j.compeleceng.2026.111315_b12","doi-asserted-by":"crossref","unstructured":"Hong H-K, Kim W, Park S-J, Choi M, Park H-J, Ryu S-T. A 7b 1GS\/s 7.2 mW nonbinary 2b\/cycle SAR ADC with register-to-DAC direct control. In: 2012 IEEE custom integrated circuits conference. CICC, 2012, p. 1\u20134.","DOI":"10.1109\/CICC.2012.6330609"},{"key":"10.1016\/j.compeleceng.2026.111315_b13","doi-asserted-by":"crossref","unstructured":"Hong H-K, Kang H-W, Sung B, Lee C-H, Choi M, Park H-J, Ryu S-T. An 8.6 ENOB 900MS\/s time-interleaved 2b\/cycle SAR ADC with a 1b\/cycle reconfiguration for resolution enhancement. In: 2013 IEEE international solid-state circuits conference. ISSCC, San Francisco, CA, USA; 2013, p. 470\u20131.","DOI":"10.1109\/ISSCC.2013.6487819"},{"issue":"2","key":"10.1016\/j.compeleceng.2026.111315_b14","doi-asserted-by":"crossref","first-page":"543","DOI":"10.1109\/JSSC.2014.2364833","article-title":"A decision-error-tolerant 45 nm CMOS 7b 1 GS\/s nonbinary 2b\/cycle SAR ADC","volume":"50","author":"Hong","year":"2015","journal-title":"IEEE J Solid-State Circuits"},{"key":"10.1016\/j.compeleceng.2026.111315_b15","doi-asserted-by":"crossref","unstructured":"Song J, Tang X, Sun N. A 10-b 2b\/cycle 300MS\/s SAR ADC with a single differential DAC in 40 nm CMOS. In: 2017 IEEE custom integrated circuits conference. CICC, 2017, p. 1\u20134.","DOI":"10.1109\/CICC.2017.7993700"},{"issue":"12","key":"10.1016\/j.compeleceng.2026.111315_b16","doi-asserted-by":"crossref","first-page":"3444","DOI":"10.1109\/TVLSI.2017.2747132","article-title":"A 400-MS\/s 10-b 2-b\/step SAR ADC with 52-dB SNDR and 5.61-mW power dissipation in 65-nm CMOS","volume":"25","author":"Liu","year":"2017","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"4","key":"10.1016\/j.compeleceng.2026.111315_b17","doi-asserted-by":"crossref","first-page":"1136","DOI":"10.1109\/TCSI.2019.2949072","article-title":"A low voltage and low power 10-bit non-binary 2b\/cycle time and voltage based SAR ADC","volume":"67","author":"Luo","year":"2020","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"3","key":"10.1016\/j.compeleceng.2026.111315_b18","first-page":"909","article-title":"A 0.5 V 10 b 3 MS\/s 2-then-1b\/cycle SAR ADC with digital-based time-domain reference and dual-mode comparator","volume":"69","author":"Jung","year":"2022","journal-title":"IEEE Trans Circuits Syst II"},{"issue":"11","key":"10.1016\/j.compeleceng.2026.111315_b19","doi-asserted-by":"crossref","first-page":"3051","DOI":"10.1109\/JSSC.2020.3011753","article-title":"A 7-bit 900-MS\/s 2-then-3-bit\/cycle SAR ADC with background offset calibration","volume":"55","author":"Li","year":"2020","journal-title":"IEEE J Solid-State Circuits"},{"issue":"6","key":"10.1016\/j.compeleceng.2026.111315_b20","doi-asserted-by":"crossref","first-page":"1765","DOI":"10.1109\/JSSC.2018.2808244","article-title":"A 12-bit 1.6, 3.2, and 6.4 GS\/s 4-b\/cycle time-interleaved SAR ADC with dual reference shifting and interpolation","volume":"53","author":"Nam","year":"2018","journal-title":"IEEE J Solid-State Circuits"},{"key":"10.1016\/j.compeleceng.2026.111315_b21","doi-asserted-by":"crossref","unstructured":"Zhao H, Zhang M, Zhu Y, Chan C-H, Martins RP. A 2\u00d7-interleaved 9b 2.8GS\/s 5b\/cycle SAR ADC with linearized configurable V2T buffer achieving >50 dB SNDR at 3 GHz input. In: 2023 IEEE international solid-state circuits conference. ISSCC, San Francisco, CA, USA; 2023, p. 264\u20136.","DOI":"10.1109\/ISSCC42615.2023.10067627"},{"issue":"12","key":"10.1016\/j.compeleceng.2026.111315_b22","doi-asserted-by":"crossref","first-page":"3210","DOI":"10.1109\/JSSC.2020.3023882","article-title":"A 12-b 18-GS\/s RF sampling ADC with an integrated wideband track-and-hold amplifier and background calibration","volume":"55","author":"Ali","year":"2020","journal-title":"IEEE J Solid-State Circuits"},{"key":"10.1016\/j.compeleceng.2026.111315_b23","doi-asserted-by":"crossref","unstructured":"Lin J, Miyahara M, Matsuzawa A. A 15.5 dB, wide signal swing, dynamic amplifier using a common-mode voltage detection technique. In: Proc. IEEE int. symp. circuit syst.. Rio de Janeiro, Brazil, 2011, p. 21\u20134.","DOI":"10.1109\/ISCAS.2011.5937491"},{"key":"10.1016\/j.compeleceng.2026.111315_b24","doi-asserted-by":"crossref","unstructured":"Gu M, Zhong Y, Jie L, Sun N. 24.1 A 12b 3GS\/s Pipelined ADC with Gated-LMS-Based Piecewise-Linear Nonlinearity Calibration. In: 2025 IEEE international solid-state circuits conference. ISSCC, 2025, p. 16\u201320.","DOI":"10.1109\/ISSCC49661.2025.10904536"},{"issue":"4","key":"10.1016\/j.compeleceng.2026.111315_b25","doi-asserted-by":"crossref","first-page":"1074","DOI":"10.1109\/TVLSI.2019.2961149","article-title":"Background calibration of bit weights in pipelined-SAR ADCs using paired comparators","volume":"28","author":"Sun","year":"2020","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"11","key":"10.1016\/j.compeleceng.2026.111315_b26","doi-asserted-by":"crossref","first-page":"2991","DOI":"10.1109\/JSSC.2017.2742523","article-title":"A 0.8\u20131.2 V 10\u201350 MS\/s 13-bit subranging pipelined-SAR ADC using a temperature-insensitive time-based amplifier","volume":"52","author":"Zhang","year":"2017","journal-title":"IEEE J Solid-State Circuits"},{"issue":"11","key":"10.1016\/j.compeleceng.2026.111315_b27","doi-asserted-by":"crossref","first-page":"1703","DOI":"10.1109\/JSSC.1996.542315","article-title":"A 160-MHz 32-b 0.5-W CMOS RISC microprocessor","volume":"31","author":"Montanaro","year":"1996","journal-title":"IEEE J Solid-State Circuits"},{"key":"10.1016\/j.compeleceng.2026.111315_b28","doi-asserted-by":"crossref","unstructured":"van der Goes F, et al. A 1.5 mW 68 dB SNDR 80 MS\/s 2\u00d7 interleaved SAR-assisted pipelined ADC in 28 nm CMOS. In: IEEE ISSCC dig. tech. papers. San Francisco, CA, USA; 2014, p. 200\u20131.","DOI":"10.1109\/ISSCC.2014.6757399"},{"key":"10.1016\/j.compeleceng.2026.111315_b29","doi-asserted-by":"crossref","unstructured":"Xu Z, Lee S, Miyahara M, Matsuzawa A. A 0.84 ps-LSB 2.47 mW time-to-digital converter using charge pump and SAR-ADC. In: Proc. IEEE cICC. San Jose, CA, USA; 2013, p. 1\u20134.","DOI":"10.1109\/CICC.2013.6658465"},{"issue":"2","key":"10.1016\/j.compeleceng.2026.111315_b30","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1109\/JSSC.2018.2879923","article-title":"A single-channel, 600-MS\/s, 12-b, ringamp-based pipelined ADC in 28-nm CMOS","volume":"54","author":"Lagos","year":"2019","journal-title":"IEEE J Solid-State Circuits"},{"key":"10.1016\/j.compeleceng.2026.111315_b31","doi-asserted-by":"crossref","unstructured":"Wu G, Li Z, Zhao Y, Ye F, Ren J. A 5-bit High-Linearity, Binary-Recombination-Redundancy Sub-SAR ADC in 300MS\/s, 14-bit Pipelined-SAR ADC. In: 2021 IEEE 14th international conference on ASIC. ASICON, Kunming, China; 2021, p. 1\u20134.","DOI":"10.1109\/ASICON52560.2021.9620444"},{"issue":"4","key":"10.1016\/j.compeleceng.2026.111315_b32","doi-asserted-by":"crossref","first-page":"1112","DOI":"10.1109\/JSSC.2021.3133829","article-title":"A 10.1-ENOB, 6.2-fj\/conv. -step, 500-MS\/s, ringamp-based pipelined-SAR ADC with background calibration and dynamic reference regulation in 16-nm CMOS","volume":"57","author":"Lagos","year":"2022","journal-title":"IEEE J Solid-State Circuits"},{"key":"10.1016\/j.compeleceng.2026.111315_b33","doi-asserted-by":"crossref","unstructured":"Zheng W, Xu M, Guo Y, Jin J. A High-Speed Asynchronous SAR ADC Employing Metastability Detection and Hardware Reused Skip Technique. In: 2024 6th international conference on circuits and systems. ICCS, Chengdu, China; 2024, p. 37\u201341.","DOI":"10.1109\/ICCS62517.2024.10846642"},{"issue":"3","key":"10.1016\/j.compeleceng.2026.111315_b34","doi-asserted-by":"crossref","first-page":"507","DOI":"10.3390\/electronics9030507","article-title":"A 12-bit 200 MS\/s pipelined-SAR ADC using back-ground calibration for inter-stage gain","volume":"9","author":"Wu","year":"2020","journal-title":"Electronics"}],"container-title":["Computers and Electrical Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S004579062600385X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S004579062600385X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,8,11]],"date-time":"2026-08-11T08:28:33Z","timestamp":1786436913000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S004579062600385X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,10]]},"references-count":34,"alternative-id":["S004579062600385X"],"URL":"https:\/\/doi.org\/10.1016\/j.compeleceng.2026.111315","relation":{},"ISSN":["0045-7906"],"issn-type":[{"value":"0045-7906","type":"print"}],"subject":[],"published":{"date-parts":[[2026,10]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A 12-bit 500-MS\/s pipelined-SAR ADC with a 2-bit\/cycle architecture, a time-domain residue amplifier and a foreground bit-weight calibration system","name":"articletitle","label":"Article Title"},{"value":"Computers and Electrical Engineering","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.compeleceng.2026.111315","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"111315"}}