{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T15:51:56Z","timestamp":1782489116824,"version":"3.54.5"},"reference-count":30,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,11,1]],"date-time":"2026-11-01T00:00:00Z","timestamp":1793491200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Computers and Electrical Engineering"],"published-print":{"date-parts":[[2026,11]]},"DOI":"10.1016\/j.compeleceng.2026.111333","type":"journal-article","created":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T09:45:34Z","timestamp":1782467134000},"page":"111333","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"PA","title":["An optimized gray scale filter using efficient multi-stage hybrid carry select adder"],"prefix":"10.1016","volume":"139","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-3857-7502","authenticated-orcid":false,"given":"Cherukuri V L N","family":"Kartheek","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7715-1216","authenticated-orcid":false,"given":"Senthil","family":"Sivakumar M","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Gayathiri","family":"V","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anitha","family":"N","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"1","key":"10.1016\/j.compeleceng.2026.111333_bib0001","first-page":"345","article-title":"FPGA implementation of lowpass FIR filter using single multiply-accumulate unit with dual-port RAM","volume":"20","author":"Aljumaili","year":"2025","journal-title":"J Eng Sci Technol"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0002","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1016\/j.micpro.2017.01.004","article-title":"GDI logic implementation of uniform sized CSLA architectures in 45nm SOI technology","volume":"49","author":"Saji","year":"2017","journal-title":"Microprocess Microsyst"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0003","series-title":"Proceedings of the International Conference on Next-Generation Adaptive Research and Innovations: ICNARI 2026","first-page":"1","article-title":"Design of multi-stage square root hybrid carry select adder using fast add-on multiplexing circuit","author":"Cherukuri","year":"2026"},{"issue":"2","key":"10.1016\/j.compeleceng.2026.111333_bib0004","doi-asserted-by":"crossref","first-page":"992","DOI":"10.1007\/s00034-024-02857-1","article-title":"FPGA implementation and performance analysis of parallel prefix structures for modular adders design","volume":"44","author":"Gupta","year":"2025","journal-title":"Circuits Syst Signal Process"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111333_bib0005","first-page":"40","article-title":"Design of a 64- bit SQRT- CSLA with reduced area and high- speed applications in low power VLSI circuits","volume":"7","author":"Pallavi","year":"2025","journal-title":"J VLSI Circuits Syst"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0006","doi-asserted-by":"crossref","DOI":"10.1016\/j.mssp.2023.108008","article-title":"An efficient in-memory carry select adder realization using resistive switching crossbar array with Ti-doped VO2 -based selector device","volume":"171","author":"Dilna","year":"2024","journal-title":"Mater Sci Semicond Process"},{"issue":"9","key":"10.1016\/j.compeleceng.2026.111333_bib0007","first-page":"4102","article-title":"A facile approach to design truncated multiplier based on HSCG-SCG CSLA adder","volume":"46","author":"Penchalaiah","year":"2021","journal-title":"Mater Today: Proc"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0008","series-title":"Machine learning, predictive analytics, and optimization in complex systems","first-page":"1","article-title":"Machine learning-driven fast carry look ahead adder architecture using simple carry checker","author":"Shunmugathammal","year":"2026"},{"issue":"2","key":"10.1016\/j.compeleceng.2026.111333_bib0009","doi-asserted-by":"crossref","first-page":"226","DOI":"10.1002\/tee.70111","article-title":"A novel area efficient and high-speed BCD adder using CFA and multiplexer in quantum-dot cellular automata","volume":"21","author":"Telagam","year":"2026","journal-title":"IEEJ Trans Electr Electron Eng"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0010","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1002\/9781394197798.ch3","article-title":"Implementation of high speed adders for image blending applications","author":"Vanjipriya","year":"2026","journal-title":"Distrib Time-Sensitive Syst"},{"issue":"2","key":"10.1016\/j.compeleceng.2026.111333_bib0011","doi-asserted-by":"crossref","first-page":"371","DOI":"10.1109\/TVLSI.2010.2101621","article-title":"Low- power and area- efficient carry select adder","volume":"20","author":"Ramkumar","year":"2012","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"issue":"6","key":"10.1016\/j.compeleceng.2026.111333_bib0012","first-page":"418","article-title":"Area\u2013delay\u2013power efficient carry- select adder","volume":"61","author":"Mohanty","year":"2014","journal-title":"IEEE Trans Circuits Syst II: Express Br"},{"issue":"2","key":"10.1016\/j.compeleceng.2026.111333_bib0013","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1007\/s11760-026-05142-7","article-title":"Decoding Human feelings: a dynamic fusion of adaptive IIR filtering and HCRNet for emotion recognition\\signal","volume":"20","author":"Dwivedi","year":"2026","journal-title":"Image Video Process"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0014","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1016\/j.vlsi.2021.03.007","article-title":"High- speed and low- cost carry select adders utilizing new optimized add- one circuit and multiplexer- based logic","volume":"79","author":"Rudposhti","year":"2021","journal-title":"Integration"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0015","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1016\/j.compeleceng.2017.01.021","article-title":"An energy and area efficient yet high- speed square-root carry select adder structure","volume":"58","author":"Bahadori","year":"2017","journal-title":"Comput Electr Eng"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111333_bib0016","doi-asserted-by":"crossref","first-page":"31009","DOI":"10.48084\/etasr.12837","article-title":"Optimal IIR filter design and FPGA realization","volume":"16","author":"Eddla","year":"2026","journal-title":"Eng Technol Appl Sci Res"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111333_bib0017","doi-asserted-by":"crossref","first-page":"109","DOI":"10.1080\/00207217.2025.2500779","article-title":"FPGA design of an efficient divide-and-conquer multiplier based on multiple stage fast ripple hybrid adders for peak cancellation with IIR filters","volume":"113","author":"Bala","year":"2026","journal-title":"Int J Electron"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0018","series-title":"Proceedings of International Conference on Communication and Computational Technologies: ICCCT 2025, Lecture Notes in Networks and Systems","first-page":"355","article-title":"Energy-efficient GDI approximate adder for low-power computing","volume":"4","author":"Dadhwal","year":"2026"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0019","first-page":"1","article-title":"Design and analysis of multistage hybrid carry-select adder for area- and power-efficient VLSI systems","author":"Senthil","year":"2025","journal-title":"Int J Circuit Theory Appl"},{"issue":"3","key":"10.1016\/j.compeleceng.2026.111333_bib0020","doi-asserted-by":"crossref","first-page":"482","DOI":"10.1007\/s11227-024-06897-x","article-title":"Design of energy-efficient and high-speed hybrid decimal adder","volume":"81","author":"Mashayekhi","year":"2025","journal-title":"J Supercomput"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0021","first-page":"1","article-title":"Design and FPGA implementation of 8-bit vedic multiplier using hybrid adder","author":"Datta","year":"2025","journal-title":"Natl Acad Sci Lett"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0022","doi-asserted-by":"crossref","DOI":"10.1016\/j.rineng.2023.101127","article-title":"A novel approach for design energy efficient inexact reverse carry select adders for IoT applications","volume":"18","author":"Turaka","year":"2023","journal-title":"Results Eng"},{"issue":"4","key":"10.1016\/j.compeleceng.2026.111333_bib0023","doi-asserted-by":"crossref","first-page":"4083","DOI":"10.1080\/03772063.2023.2196965","article-title":"Design of FIR filter using low- power and high- speed carry select adder for low- power DSP applications","volume":"70","author":"Swetha","year":"2024","journal-title":"IETE J Res"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0024","doi-asserted-by":"crossref","DOI":"10.1016\/j.vlsi.2023.102055","article-title":"High-performance multiply-accumulate unit by integrating binary carry select adder and counter-based modular wallace tree multiplier for embedding system","volume":"93","author":"Ponraj","year":"2023","journal-title":"Integration"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0025","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2021.104992","article-title":"A high-speed 4-bit carry look-ahead architecture as a building block for wide word-length carry-select adder","volume":"109","author":"Hasan","year":"2021","journal-title":"Microelectronics J"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0026","doi-asserted-by":"crossref","DOI":"10.1016\/j.micpro.2023.104846","article-title":"Design of 2-1 multiplexer based high-speed, two-stage 90 nm carry select adder for fast arithmetic units","volume":"99","author":"Jeevan","year":"2023","journal-title":"Microprocess Microsyst"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111333_bib0027","first-page":"27","article-title":"A review on N- bit ripple- carry adder, carry- select adder and carry- skip adder","volume":"4","author":"Vijay","year":"2022","journal-title":"J VLSI Circuits Syst"},{"key":"10.1016\/j.compeleceng.2026.111333_bib0028","doi-asserted-by":"crossref","first-page":"2008","DOI":"10.1016\/j.procs.2020.04.215","article-title":"Efficient hardware of RGB to gray conversion realized on FPGA and ASIC","volume":"171","author":"Kumar","year":"2020","journal-title":"Procedia Comput Sci"},{"issue":"1","key":"10.1016\/j.compeleceng.2026.111333_bib0029","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1007\/s00034-025-03152-3","article-title":"ASIC design of analog weighted mean filter frontend for image processing application","volume":"45","author":"Vijeyakumar","year":"2026","journal-title":"Circuits Syst Signal Process"},{"issue":"5","key":"10.1016\/j.compeleceng.2026.111333_bib0030","doi-asserted-by":"crossref","first-page":"1177","DOI":"10.1016\/j.compeleceng.2012.05.005","article-title":"Human typical action recognition using gray scale image of silhouette sequence","volume":"38","author":"Bin","year":"2012","journal-title":"Comput Electr Eng"}],"container-title":["Computers and Electrical Engineering"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0045790626004039?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0045790626004039?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T15:28:11Z","timestamp":1782487691000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0045790626004039"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,11]]},"references-count":30,"alternative-id":["S0045790626004039"],"URL":"https:\/\/doi.org\/10.1016\/j.compeleceng.2026.111333","relation":{},"ISSN":["0045-7906"],"issn-type":[{"value":"0045-7906","type":"print"}],"subject":[],"published":{"date-parts":[[2026,11]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"An optimized gray scale filter using efficient multi-stage hybrid carry select adder","name":"articletitle","label":"Article Title"},{"value":"Computers and Electrical Engineering","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.compeleceng.2026.111333","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"111333"}}