{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T22:46:08Z","timestamp":1775947568539,"version":"3.50.1"},"reference-count":42,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T00:00:00Z","timestamp":1780272000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100008416","name":"Wuhan National Laboratory of Optoelectronics","doi-asserted-by":"publisher","award":["2024WNLOKF012"],"award-info":[{"award-number":["2024WNLOKF012"]}],"id":[{"id":"10.13039\/501100008416","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Engineering Applications of Artificial Intelligence"],"published-print":{"date-parts":[[2026,6]]},"DOI":"10.1016\/j.engappai.2026.114423","type":"journal-article","created":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T08:34:18Z","timestamp":1773822858000},"page":"114423","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Enhancing optimal read voltage prediction for three-dimensional NAND flash memory through data augmentation techniques"],"prefix":"10.1016","volume":"174","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-9526-7604","authenticated-orcid":false,"given":"Xiangyu","family":"Yao","sequence":"first","affiliation":[]},{"given":"Guanyu","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Yina","family":"Lv","sequence":"additional","affiliation":[]},{"given":"Jie","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Xinbiao","family":"Gan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4579-4268","authenticated-orcid":false,"given":"Qiao","family":"Li","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.engappai.2026.114423_b1","article-title":"Adaptive granularity progressive LDPC decoding for NAND flash memory","author":"Bao","year":"2023","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"10.1016\/j.engappai.2026.114423_b2","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1023\/A:1010933404324","article-title":"Random forests","volume":"45","author":"Breiman","year":"2001","journal-title":"Mach. Learn."},{"issue":"9","key":"10.1016\/j.engappai.2026.114423_b3","doi-asserted-by":"crossref","first-page":"1666","DOI":"10.1109\/JPROC.2017.2713127","article-title":"Error characterization, mitigation, and recovery in flash-memory-based solid-state drives","volume":"105","author":"Cai","year":"2017","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.engappai.2026.114423_b4","series-title":"2013 Design, Automation & Test in Europe Conference & Exhibition","first-page":"1285","article-title":"Threshold voltage distribution in MLC NAND flash memory: Characterization, analysis, and modeling","author":"Cai","year":"2013"},{"key":"10.1016\/j.engappai.2026.114423_b5","series-title":"2015 IEEE 21st International Symposium on High Performance Computer Architecture","first-page":"551","article-title":"Data retention in MLC NAND flash memory: Characterization, optimization, and recovery","author":"Cai","year":"2015"},{"key":"10.1016\/j.engappai.2026.114423_b6","series-title":"An analysis of deep neural network models for practical applications","author":"Canziani","year":"2016"},{"key":"10.1016\/j.engappai.2026.114423_b7","doi-asserted-by":"crossref","unstructured":"Du, Y., Zou, D., Li, Q., Shi, L., Jin, H., Xue, C.J., 2017. Laldpc: Latency-aware ldpc for read performance improvement of solid state drives. In: The International Conference on Massive Storage Systems and Technology. pp. 1\u201311.","DOI":"10.1145\/3061639.3062309"},{"key":"10.1016\/j.engappai.2026.114423_b8","doi-asserted-by":"crossref","DOI":"10.1109\/TDMR.2023.3280262","article-title":"Lightweight read reference voltage calibration strategy for improving 3-D TLC NAND flash memory reliability","author":"Feng","year":"2023","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"10.1016\/j.engappai.2026.114423_b9","doi-asserted-by":"crossref","unstructured":"Gao, C., Ye, M., Li, Q., Xue, C.J., Zhang, Y., Shi, L., Yang, J., 2019. Constructing large, durable and fast SSD system via reprogramming 3D TLC flash memory. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture. pp. 493\u2013505.","DOI":"10.1145\/3352460.3358323"},{"key":"10.1016\/j.engappai.2026.114423_b10","doi-asserted-by":"crossref","DOI":"10.1016\/j.engappai.2024.109703","article-title":"Enhancing camouflaged object detection through contrastive learning and data augmentation techniques","volume":"141","author":"Guo","year":"2025","journal-title":"Eng. Appl. Artif. Intell."},{"issue":"7","key":"10.1016\/j.engappai.2026.114423_b11","doi-asserted-by":"crossref","first-page":"1079","DOI":"10.1109\/TCAD.2015.2504868","article-title":"An integrated approach for managing read disturbs in high-density nand flash memory","volume":"35","author":"Ha","year":"2015","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.engappai.2026.114423_b12","article-title":"Channel parameter and read reference voltages estimation in 3D nand flash memory using unsupervised learning algorithms","author":"Hu","year":"2023","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.engappai.2026.114423_b13","doi-asserted-by":"crossref","DOI":"10.1016\/j.sysarc.2022.102767","article-title":"Achieving low write latency through new stealth program operation supporting early write completion in NAND flash memory","volume":"133","author":"Jang","year":"2022","journal-title":"J. Syst. Archit."},{"issue":"11","key":"10.1016\/j.engappai.2026.114423_b14","doi-asserted-by":"crossref","first-page":"3901","DOI":"10.1109\/TED.2014.2355918","article-title":"Predictive modeling of channel potential in 3-D NAND flash memory","volume":"61","author":"Kim","year":"2014","journal-title":"IEEE Trans. Electron Devices"},{"issue":"1","key":"10.1016\/j.engappai.2026.114423_b15","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1109\/JSSC.2017.2731813","article-title":"A 512-gb 3-b\/cell 64-stacked wl 3-d-nand flash memory","volume":"53","author":"Kim","year":"2018","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"10.1016\/j.engappai.2026.114423_b16","doi-asserted-by":"crossref","first-page":"3527","DOI":"10.1109\/TED.2016.2593913","article-title":"Modeling of threshold voltage distribution in NAND flash memory: A Monte Carlo method","volume":"63","author":"Li","year":"2016","journal-title":"IEEE Trans. Electron Devices"},{"issue":"1","key":"10.1016\/j.engappai.2026.114423_b17","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/TCE.2022.3213585","article-title":"Exploiting metadata to estimate read reference voltage for 3-D nand flash memory","volume":"69","author":"Li","year":"2022","journal-title":"IEEE Trans. Consum. Electron."},{"issue":"4","key":"10.1016\/j.engappai.2026.114423_b18","doi-asserted-by":"crossref","first-page":"475","DOI":"10.1109\/TC.2019.2959318","article-title":"Exploiting asymmetric errors for LDPC decoding optimization on 3D nand flash memory","volume":"69","author":"Li","year":"2019","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.engappai.2026.114423_b19","series-title":"2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture","first-page":"483","article-title":"Shaving retries with sentinels for fast read over high-density 3D flash","author":"Li","year":"2020"},{"key":"10.1016\/j.engappai.2026.114423_b20","doi-asserted-by":"crossref","unstructured":"Li, Q., Ye, M., Kuo, T.-W., Xue, C.J., 2021. How the common retention acceleration method of 3D NAND flash memory goes wrong?. In: Proceedings of the 13th ACM Workshop on Hot Topics in Storage and File Systems. pp. 1\u20137.","DOI":"10.1145\/3465332.3470877"},{"issue":"2","key":"10.1016\/j.engappai.2026.114423_b21","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3491230","article-title":"Characterization summary of performance, reliability, and threshold voltage distribution of 3D charge-trap NAND flash memory","volume":"18","author":"Liu","year":"2022","journal-title":"ACM Trans. Storage (TOS)"},{"key":"10.1016\/j.engappai.2026.114423_b22","series-title":"2022 Design, Automation & Test in Europe Conference & Exhibition","first-page":"56","article-title":"Error generation for 3D NAND flash memory","author":"Liu","year":"2022"},{"key":"10.1016\/j.engappai.2026.114423_b23","doi-asserted-by":"crossref","DOI":"10.1016\/j.sysarc.2023.102830","article-title":"Performance and reliability optimization for high-density flash-based hybrid SSDs","volume":"136","author":"Luo","year":"2023","journal-title":"J. Syst. Archit."},{"issue":"12","key":"10.1016\/j.engappai.2026.114423_b24","doi-asserted-by":"crossref","first-page":"4563","DOI":"10.1109\/TCAD.2020.2981025","article-title":"BlockHammer: Improving flash reliability by exploiting process variation aware proactive failure prediction","volume":"39","author":"Ma","year":"2020","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"5","key":"10.1016\/j.engappai.2026.114423_b25","doi-asserted-by":"crossref","first-page":"2850","DOI":"10.1109\/TCOMM.2020.2974723","article-title":"Deep learning-aided dynamic read thresholds design for multi-level-cell flash memories","volume":"68","author":"Mei","year":"2020","journal-title":"IEEE Trans. Commun."},{"issue":"3","key":"10.1016\/j.engappai.2026.114423_b26","first-page":"853","article-title":"LightWarner: Predicting failure of 3D NAND flash memory using reinforcement learning","volume":"72","author":"Pan","year":"2022","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.engappai.2026.114423_b27","doi-asserted-by":"crossref","unstructured":"Papandreou, N., Parnell, T., Pozidis, H., Mittelholzer, T., Eleftheriou, E., Camp, C., Griffin, T., Tressler, G., Walls, A., 2014. Using adaptive read voltage thresholds to enhance the reliability of MLC NAND flash memory systems. In: Proceedings of the 24th Edition of the Great Lakes Symposium on VLSI. pp. 151\u2013156.","DOI":"10.1145\/2591513.2591594"},{"issue":"3","key":"10.1016\/j.engappai.2026.114423_b28","doi-asserted-by":"crossref","first-page":"1183","DOI":"10.1109\/TCSI.2020.3047484","article-title":"Characterization of inter-cell interference in 3D NAND flash memory","volume":"68","author":"Park","year":"2021","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.engappai.2026.114423_b29","series-title":"2012 IEEE Global Communications Conference","first-page":"3219","article-title":"Towards minimizing read time for NAND flash","author":"Peleato","year":"2012"},{"key":"10.1016\/j.engappai.2026.114423_b30","doi-asserted-by":"crossref","DOI":"10.23919\/JCC.ea.2022-0228.202401","article-title":"Dynamic write-voltage design and read-voltage optimization for MLC nand flash memory","author":"Runbin","year":"2024","journal-title":"China Commun."},{"issue":"1","key":"10.1016\/j.engappai.2026.114423_b31","doi-asserted-by":"crossref","first-page":"178","DOI":"10.1109\/JSSC.2019.2941758","article-title":"A 1.33-Tb 4-bit\/cell 3-D flash memory on a 96-word-line-layer technology","volume":"55","author":"Shibata","year":"2019","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.engappai.2026.114423_b32","doi-asserted-by":"crossref","DOI":"10.1016\/j.engappai.2023.107602","article-title":"Enhanced transfer learning with data augmentation","volume":"129","author":"Su","year":"2024","journal-title":"Eng. Appl. Artif. Intell."},{"issue":"6","key":"10.1016\/j.engappai.2026.114423_b33","doi-asserted-by":"crossref","first-page":"861","DOI":"10.1109\/TVLSI.2023.3249183","article-title":"Edge word-line reliability problem in 3-D NAND flash memory: Observations, analysis, and solutions","volume":"31","author":"Wei","year":"2023","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.engappai.2026.114423_b34","article-title":"Exploiting feature layer for read reference voltage optimization on 3D NAND flash memory","author":"Wei","year":"2023","journal-title":"IEEE Trans. Consum. Electron."},{"key":"10.1016\/j.engappai.2026.114423_b35","article-title":"Reliability prediction model of NAND flash memory based on random forest algorithm","volume":"100","author":"Wei","year":"2019","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.engappai.2026.114423_b36","series-title":"2015 12th IEEE International Conference on Electronic Measurement & Instruments","first-page":"233","article-title":"Research on prediction model for NAND flash bit errors","volume":"1","author":"Wei","year":"2015"},{"issue":"2","key":"10.1016\/j.engappai.2026.114423_b37","doi-asserted-by":"crossref","first-page":"1645","DOI":"10.1007\/s11277-017-5224-x","article-title":"Development and application of artificial neural network","volume":"102","author":"Wu","year":"2018","journal-title":"Wirel. Pers. Commun."},{"key":"10.1016\/j.engappai.2026.114423_b38","series-title":"2024 4th International Conference on Intelligent Technology and Embedded Systems","first-page":"47","article-title":"On the accurate and robust prediction of optimal read voltages in 3D NAND via data augmentation","author":"Wu","year":"2024"},{"key":"10.1016\/j.engappai.2026.114423_b39","doi-asserted-by":"crossref","unstructured":"Ye, M., Li, Q., Lv, Y., Zhang, J., Ren, T., Wen, D., Kuo, T.-W., Xue, C.J., 2024. Achieving Near-Zero Read Retry for 3D NAND Flash Memory. In: Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2. pp. 55\u201370.","DOI":"10.1145\/3620665.3640372"},{"key":"10.1016\/j.engappai.2026.114423_b40","series-title":"Artificial Intelligence and Statistics","first-page":"644","article-title":"SVM versus least squares SVM","author":"Ye","year":"2007"},{"issue":"12","key":"10.1016\/j.engappai.2026.114423_b41","doi-asserted-by":"crossref","first-page":"5490","DOI":"10.1109\/TED.2020.3030867","article-title":"Exploiting error characteristic to optimize read voltage for 3-D nand flash memory","volume":"67","author":"Zhang","year":"2020","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/j.engappai.2026.114423_b42","series-title":"2023 Design, Automation & Test in Europe Conference & Exhibition","first-page":"1","article-title":"Spatio-temporal modeling for flash memory channels using conditional generative nets","author":"Zheng","year":"2023"}],"container-title":["Engineering Applications of Artificial Intelligence"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0952197626007049?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0952197626007049?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T22:11:48Z","timestamp":1775945508000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0952197626007049"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6]]},"references-count":42,"alternative-id":["S0952197626007049"],"URL":"https:\/\/doi.org\/10.1016\/j.engappai.2026.114423","relation":{},"ISSN":["0952-1976"],"issn-type":[{"value":"0952-1976","type":"print"}],"subject":[],"published":{"date-parts":[[2026,6]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Enhancing optimal read voltage prediction for three-dimensional NAND flash memory through data augmentation techniques","name":"articletitle","label":"Article Title"},{"value":"Engineering Applications of Artificial Intelligence","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.engappai.2026.114423","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"114423"}}