{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T02:03:33Z","timestamp":1780020213185,"version":"3.53.1"},"reference-count":90,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001738","name":"Ministry of Innovation, Science and Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001738","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100009327","name":"PAZY Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100009327","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100024250","name":"Israel Innovation Authority","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100024250","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Future Generation Computer Systems"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1016\/j.future.2026.108486","type":"journal-article","created":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T08:07:52Z","timestamp":1774598872000},"page":"108486","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["BinDRAM: Binary neural network on unmodified commodity DRAM"],"prefix":"10.1016","volume":"182","author":[{"given":"Dan","family":"Yaron","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-5348-1256","authenticated-orcid":false,"given":"Benjamin","family":"Wolfzon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zuher","family":"Jahshan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5248-3997","authenticated-orcid":false,"given":"Leonid","family":"Yavits","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.future.2026.108486_bib0001","series-title":"2024 54Th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN)","first-page":"99","article-title":"Simultaneous many-Row activation in off-the-Shelf DRAM chips: experimental characterization and analysis","author":"Y\u00fcksel","year":"2024"},{"key":"10.1016\/j.future.2026.108486_bib0002","series-title":"Proceedings of the IEEE\/CVF Winter Conference on Applications of Computer Vision","first-page":"3453","article-title":"Mobinet: a mobile binary network for image classification","author":"Phan","year":"2020"},{"issue":"11","key":"10.1016\/j.future.2026.108486_bib0003","doi-asserted-by":"crossref","first-page":"12949","DOI":"10.1007\/s10462-023-10464-w","article-title":"A comprehensive review of binary neural network","volume":"56","author":"Yuan","year":"2023","journal-title":"Artif. Intell. Rev."},{"key":"10.1016\/j.future.2026.108486_bib0004","doi-asserted-by":"crossref","unstructured":"Z. Tu, X. Chen, P. Ren, Y. Wang, AdaBin: Improving Binary Neural Networks with Adaptive Binary Sets, (2022). arXiv preprint arXiv: 2208.08084.","DOI":"10.1007\/978-3-031-20083-0_23"},{"key":"10.1016\/j.future.2026.108486_bib0005","doi-asserted-by":"crossref","DOI":"10.1109\/LSP.2024.3383796","article-title":"GOENet: Group operations enhanced binary neural network for efficient image classification","author":"Ding","year":"2024","journal-title":"IEEE Signal Process. Lett."},{"key":"10.1016\/j.future.2026.108486_bib0006","unstructured":"B. Martinez, J. Yang, A. Bulat, G. Tzimiropoulos, Training Binary Neural Networks with Real-to-Binary Convolutions, (2020). arXiv preprint arXiv: 2003.11535."},{"key":"10.1016\/j.future.2026.108486_bib0007","doi-asserted-by":"crossref","unstructured":"S. Falkena, H. Jamali-Rad, J. van Gemert, LAB: Learnable Activation Binarizer for Binary Neural Networks, (2022). arXiv preprint arXiv: 2210.13858.","DOI":"10.1109\/WACV56688.2023.00636"},{"key":"10.1016\/j.future.2026.108486_bib0008","article-title":"Binarized neural networks","volume":"29","author":"Hubara","year":"2016","journal-title":"Adv. Neural Inf. Process. Syst."},{"key":"10.1016\/j.future.2026.108486_bib0009","series-title":"Proceedings of the AAAI Conference on Artificial Intelligence","article-title":"How to train a compact binary neural network with high accuracy?","volume":"31","author":"Tang","year":"2017"},{"key":"10.1016\/j.future.2026.108486_bib0010","unstructured":"X. Chen, J. Gao, B. Qi, D. Li, Y. Luo, F. Li, P. Li, Fast and Slow Gradient Approximation for Binary Neural Network Optimization, (2024). arXiv preprint arXiv: 2412.11777."},{"key":"10.1016\/j.future.2026.108486_bib0011","series-title":"Proceedings of the European Conference on Computer Vision (ECCV)","article-title":"Overcoming silent weights for accurate binary neural networks","author":"Xiang","year":"2024"},{"key":"10.1016\/j.future.2026.108486_bib0012","unstructured":"H. Kim, K. Kim, J. Kim, J.-J. Kim, BinaryDuo: Reducing Gradient Mismatch in Binary Activation Network by Coupling Binary Activations, (2020). arXiv preprint arXiv: 2002.06517."},{"key":"10.1016\/j.future.2026.108486_bib0013","unstructured":"A. Shekhovtsov, V. Yanush, B. Flach, Path Sample-Analytic Gradient Estimators for Stochastic Binary Networks, (2020). arXiv preprint arXiv: 2006.03143."},{"key":"10.1016\/j.future.2026.108486_bib0014","unstructured":"X.-M. Wu, D. Zheng, Z. Liu, W.-S. Zheng, Estimator Meets Equilibrium Perspective: A Rectified Straight Through Estimator for Binary Neural Networks Training, (2023). arXiv preprint arXiv: 2308.06689."},{"key":"10.1016\/j.future.2026.108486_bib0015","first-page":"7474","article-title":"Rotated binary neural network","volume":"33","author":"Lin","year":"2020","journal-title":"Adv. Neural Inf. Process. Syst."},{"key":"10.1016\/j.future.2026.108486_bib0016","article-title":"Towards accurate binary convolutional neural network","volume":"30","author":"Lin","year":"2017","journal-title":"Adv. Neural Inf. Process. Syst."},{"issue":"2","key":"10.1016\/j.future.2026.108486_bib0017","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3631610","article-title":"HyBNN: quantifying and optimizing hardware efficiency of binary neural networks","volume":"17","author":"Yang","year":"2024","journal-title":"ACM Trans. Reconfigur. Technol. Syst."},{"key":"10.1016\/j.future.2026.108486_bib0018","article-title":"An FPGA-based binary neural network accelerator with enhanced hardware efficiency and data reuse","author":"Zhang","year":"2025","journal-title":"Microelectronics J."},{"key":"10.1016\/j.future.2026.108486_bib0019","series-title":"The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","first-page":"171","article-title":"FracBNN: accurate and FPGA-efficient binary neural networks with fractional activations","author":"Zhang","year":"2021"},{"key":"10.1016\/j.future.2026.108486_bib0020","series-title":"Proceedings of the European Conference on Computer Vision (ECCV)","first-page":"722","article-title":"Bi-real net: enhancing the performance of 1-bit cnns with improved representational capability and advanced training algorithm","author":"Liu","year":"2018"},{"key":"10.1016\/j.future.2026.108486_bib0021","series-title":"Computer Vision\u2013ECCV 2020: 16th European Conference, Glasgow, UK, August 23\u201328, 2020, Proceedings, Part XIV 16","first-page":"143","article-title":"Reactnet: towards precise binary neural network with generalized activation functions","author":"Liu","year":"2020"},{"issue":"7892","key":"10.1016\/j.future.2026.108486_bib0022","doi-asserted-by":"crossref","first-page":"211","DOI":"10.1038\/s41586-021-04196-6","article-title":"A crossbar array of magnetoresistive memory devices for in-memory computing","volume":"601","author":"Jung","year":"2022","journal-title":"Nature"},{"issue":"11","key":"10.1016\/j.future.2026.108486_bib0023","doi-asserted-by":"crossref","first-page":"2940","DOI":"10.1109\/TCAD.2018.2857019","article-title":"XNOR Neural engine: a hardware accelerator IP for 21.6-fj\/op binary neural network inference","volume":"37","author":"Conti","year":"2018","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.future.2026.108486_bib0024","doi-asserted-by":"crossref","DOI":"10.1109\/TCAD.2023.3294461","article-title":"Partial sum quantization for reducing ADC size in reRAM-Based neural network accelerators","author":"Azamat","year":"2023","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.future.2026.108486_bib0025","series-title":"2024 IFIP\/IEEE 32Nd International Conference on Very Large Scale Integration (VLSI-SoC)","first-page":"1","article-title":"AFSRAM-CIM: Adder free SRAM-Based digital computation-in-Memory for BNN","author":"El Arrassi","year":"2024"},{"key":"10.1016\/j.future.2026.108486_bib0026","doi-asserted-by":"crossref","first-page":"28080","DOI":"10.1109\/ACCESS.2022.3158305","article-title":"Hamming distance tolerant content-addressable memory (HD-CAM) for DNA classification","volume":"10","author":"Garz\u00f3n","year":"2022","journal-title":"IEEE Access"},{"issue":"2","key":"10.1016\/j.future.2026.108486_bib0027","doi-asserted-by":"crossref","first-page":"281","DOI":"10.1109\/TETC.2023.3237778","article-title":"BNN An ideal architecture for acceleration with resistive in memory computation","volume":"11","author":"Ding","year":"2023","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"10.1016\/j.future.2026.108486_bib0028","doi-asserted-by":"crossref","first-page":"94417","DOI":"10.1109\/ACCESS.2022.3203394","article-title":"All-analog silicon integration of image sensor and neural computing engine for image classification","volume":"10","author":"Zambrano","year":"2022","journal-title":"IEEE Access"},{"key":"10.1016\/j.future.2026.108486_bib0029","series-title":"Proceedings of the 52Nd Annual IEEE\/ACM International Symposium on Microarchitecture","first-page":"100","article-title":"Computedram: in-memory compute using off-the-shelf drams","author":"Gao","year":"2019"},{"key":"10.1016\/j.future.2026.108486_bib0030","unstructured":"I.E. Yuksel, Y.C. Tugrul, F. Bostanci, A.G. Yaglikci, A. Olgun, G.F. Oliveira, M. Soysal, H. Luo, J.G. Luna, M. Sadrosadati, et al., PULSAR: Simultaneous Many-Row Activation for Reliable and High-Performance Computing in Off-the-Shelf DRAM Chips,(2023). arXiv preprint arXiv: 2312.02880."},{"key":"10.1016\/j.future.2026.108486_bib0031","article-title":"Binaryconnect: training deep neural networks with binary weights during propagations","volume":"28","author":"Courbariaux","year":"2015","journal-title":"Adv. Neural Inf. Process. Syst."},{"key":"10.1016\/j.future.2026.108486_bib0032","series-title":"Proceedings of the 32Nd International Conference on Machine Learning","first-page":"448","article-title":"Batch normalization: accelerating deep network training by reducing internal covariate shift","volume":"37","author":"Ioffe","year":"2015"},{"key":"10.1016\/j.future.2026.108486_bib0033","doi-asserted-by":"crossref","first-page":"1383","DOI":"10.3389\/fnins.2019.01383","article-title":"Digital biologically plausible implementation of binarized neural networks with differential hafnium oxide resistive memory arrays","volume":"13","author":"Hirtzlin","year":"2020","journal-title":"Front. Neurosci."},{"key":"10.1016\/j.future.2026.108486_bib0034","series-title":"Proceedings of the 24Th Asia and South Pacific Design Automation Conference","first-page":"645","article-title":"In-memory batch-normalization for resistive memory based binary neural network hardware","author":"Kim","year":"2019"},{"key":"10.1016\/j.future.2026.108486_bib0035","series-title":"2019 Symposium on VLSI Circuits","first-page":"C118","article-title":"Area-efficient and variation-tolerant in-memory BNN computing using 6T SRAM array","author":"Kim","year":"2019"},{"key":"10.1016\/j.future.2026.108486_bib0036","doi-asserted-by":"crossref","DOI":"10.1016\/j.patcog.2020.107281","article-title":"Binary neural networks: a survey","volume":"105","author":"Qin","year":"2020","journal-title":"Pattern Recognit."},{"key":"10.1016\/j.future.2026.108486_bib0037","series-title":"2022 55Th IEEE\/ACM International Symposium on Microarchitecture (MICRO)","first-page":"885","article-title":"FracDRAM: fractional values in off-the-shelf DRAM","author":"Gao","year":"2022"},{"key":"10.1016\/j.future.2026.108486_bib0038","series-title":"Functionally-Complete boolean logic in real DRAM chips: experimental characterization and analysis","first-page":"280","author":"Yuksel","year":"2024"},{"key":"10.1016\/j.future.2026.108486_bib0039","doi-asserted-by":"crossref","unstructured":"L. Yavits, DRAMA: Commodity DRAM based content addressable memory 23 (1) (2024) 65\u201368.","DOI":"10.1109\/LCA.2023.3341830"},{"key":"10.1016\/j.future.2026.108486_bib0040","series-title":"2015 Design, Automation & Test in Europe Conference & Exhibition (DATE)","first-page":"647","article-title":"A robust authentication methodology using physically unclonable functions in DRAM arrays","author":"Hashemian","year":"2015"},{"key":"10.1016\/j.future.2026.108486_bib0041","series-title":"2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)","first-page":"194","article-title":"The DRAM latency PUF: quickly evaluating physical unclonable functions by exploiting the latency-reliability tradeoff in modern commodity DRAM devices","author":"Kim","year":"2018"},{"issue":"11","key":"10.1016\/j.future.2026.108486_bib0042","doi-asserted-by":"crossref","first-page":"3566","DOI":"10.1109\/TCAD.2020.3012218","article-title":"Fast DRAM PUFs on commodity devices","volume":"39","author":"Miskelly","year":"2020","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.future.2026.108486_bib0043","doi-asserted-by":"crossref","DOI":"10.1109\/LCA.2024.3384259","article-title":"Majork: majority based kmer matching in commodity DRAM","author":"Jahshan","year":"2024","journal-title":"IEEE Comput. Archit. Lett."},{"key":"10.1016\/j.future.2026.108486_bib0044","series-title":"2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)","first-page":"582","article-title":"D-RaNGE: using commodity DRAM devices to generate true random numbers with low latency and high throughput","author":"Kim","year":"2019"},{"key":"10.1016\/j.future.2026.108486_bib0045","series-title":"Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems","first-page":"1","article-title":"D-PUF: An intrinsically reconfigurable DRAM PUF for device authentication in embedded systems","author":"Sutar","year":"2016"},{"key":"10.1016\/j.future.2026.108486_bib0046","series-title":"Proceedings of the 50Th Annual IEEE\/ACM International Symposium on Microarchitecture","first-page":"273","article-title":"Ambit: in-memory accelerator for bulk bitwise operations using commodity DRAM technology","author":"Seshadri","year":"2017"},{"key":"10.1016\/j.future.2026.108486_bib0047","series-title":"Proceedings of the 26Th ACM International Conference on Architectural Support for Programming Languages and Operating Systems","first-page":"329","article-title":"SIMDRAM: A framework for bit-serial SIMD processing using DRAM","author":"Hajinazar","year":"2021"},{"key":"10.1016\/j.future.2026.108486_bib0048","series-title":"2017 IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED)","first-page":"1","article-title":"XNOR-POP: A processing-in-memory architecture for binary convolutional neural networks in wide-IO2 DRAMs","author":"Jiang","year":"2017"},{"key":"10.1016\/j.future.2026.108486_bib0049","series-title":"Proceedings of the 50Th Annual Ieee\/acm International Symposium on Microarchitecture","first-page":"288","article-title":"Drisa: a dram-based reconfigurable in-situ accelerator","author":"Li","year":"2017"},{"key":"10.1016\/j.future.2026.108486_bib0050","series-title":"2019 IEEE International Symposium on High Performance Computer Architecture (HPCA)","first-page":"661","article-title":"Nand-net: minimizing computational complexity of in-memory processing for binary neural networks","author":"Kim","year":"2019"},{"key":"10.1016\/j.future.2026.108486_bib0051","series-title":"2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","first-page":"1","article-title":"NID: Processing binary convolutional neural network in commodity DRAM","author":"Sim","year":"2018"},{"key":"10.1016\/j.future.2026.108486_bib0052","series-title":"2020 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","first-page":"1","article-title":"A novel in-DRAM accelerator architecture for binary neural network","author":"Choi","year":"2020"},{"key":"10.1016\/j.future.2026.108486_bib0053","series-title":"2020 IEEE International Symposium on High Performance Computer Architecture (HPCA)","first-page":"303","article-title":"ELP2Im: efficient and low power bitwise operation processing in DRAM","author":"Xin","year":"2020"},{"key":"10.1016\/j.future.2026.108486_bib0054","series-title":"2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA)","first-page":"249","article-title":"GradPIM: a practical processing-in-DRAM architecture for gradient descent","author":"Kim","year":"2021"},{"key":"10.1016\/j.future.2026.108486_bib0055","series-title":"2018 55Th ACM\/ESDA\/IEEE Design Automation Conference (DAC)","first-page":"1","article-title":"Dracc: a DRAM based accelerator for accurate CNN inference","author":"Deng","year":"2018"},{"issue":"1","key":"10.1016\/j.future.2026.108486_bib0056","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1109\/TCSI.2019.2945617","article-title":"In-Memory low-Cost bit-Serial addition using commodity DRAM technology","volume":"67","author":"Ali","year":"2020","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"10.1016\/j.future.2026.108486_bib0057","series-title":"European Conference on Computer Vision","first-page":"525","article-title":"Xnor-net: imagenet classification using binary convolutional neural networks","author":"Rastegari","year":"2016"},{"issue":"1","key":"10.1016\/j.future.2026.108486_bib0058","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1109\/JSSC.2018.2869150","article-title":"An always-On 3.8 microjoule\/86 mixed-Signal binary CNN processor with all memory on chip in 28-nm CMOS","volume":"54","author":"Bankman","year":"2018","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.future.2026.108486_bib0059","series-title":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","first-page":"1","article-title":"Chewbaccann: a flexible 223 tops\/w bnn accelerator","author":"Andri","year":"2021"},{"key":"10.1016\/j.future.2026.108486_bib0060","series-title":"2018 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS)","first-page":"1","article-title":"XNORBIN: A 95 TOp\/s\/w hardware accelerator for binary convolutional neural networks","author":"Al Bahou","year":"2018"},{"key":"10.1016\/j.future.2026.108486_bib0061","series-title":"2016 International Conference on Field-Programmable Technology (FPT)","first-page":"77","article-title":"Accelerating binarized neural networks: comparison of FPGA, CPU, GPU, and ASIC","author":"Nurvitadhi","year":"2016"},{"issue":"1","key":"10.1016\/j.future.2026.108486_bib0062","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/s11554-021-01161-4","article-title":"Efficient binary 3D convolutional neural network and hardware accelerator","volume":"19","author":"Li","year":"2022","journal-title":"Journal of Real-Time Image Processing"},{"key":"10.1016\/j.future.2026.108486_bib0063","doi-asserted-by":"crossref","first-page":"21141","DOI":"10.1109\/ACCESS.2022.3151916","article-title":"A deep learning accelerator based on a streaming architecture for binary neural networks","volume":"10","author":"Vo","year":"2022","journal-title":"IEEE Access"},{"key":"10.1016\/j.future.2026.108486_bib0064","doi-asserted-by":"crossref","DOI":"10.1109\/TVLSI.2023.3324834","article-title":"Binaryware: a high-Performance digital hardware accelerator for binary neural networks","author":"Ryu","year":"2023","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"2","key":"10.1016\/j.future.2026.108486_bib0065","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3423136","article-title":"Binary precision neural network manycore accelerator","volume":"17","author":"Hosseini","year":"2021","journal-title":"ACM Journal on Emerging Technologies in Computing Systems (JETC)"},{"key":"10.1016\/j.future.2026.108486_bib0066","series-title":"Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-programmable Gate Arrays","first-page":"65","article-title":"Finn: a framework for fast, scalable binarized neural network inference","author":"Umuroglu","year":"2017"},{"key":"10.1016\/j.future.2026.108486_bib0067","series-title":"Proceedings of the 2017 ACM\/SIGDA International Symposium on Field-programmable Gate Arrays","first-page":"15","article-title":"Accelerating binarized convolutional neural networks with software-programmable FPGAs","author":"Zhao","year":"2017"},{"key":"10.1016\/j.future.2026.108486_bib0068","series-title":"2018 IEEE 26Th Annual International Symposium on Field-programmable Custom Computing Machines (FCCM)","first-page":"57","article-title":"ReBNet: residual binarized neural network","author":"Ghasemzadeh","year":"2018"},{"issue":"4","key":"10.1016\/j.future.2026.108486_bib0069","doi-asserted-by":"crossref","first-page":"1082","DOI":"10.1109\/JSSC.2020.3038616","article-title":"A 617-TOPS\/w all-digital binary neural network accelerator in 10-nm finFET CMOS","volume":"56","author":"Knag","year":"2020","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.future.2026.108486_bib0070","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1016\/j.neucom.2020.06.084","article-title":"STBNN: Hardware-friendly spatio-temporal binary neural network with high pattern recognition accuracy","volume":"409","author":"Qiao","year":"2020","journal-title":"Neurocomputing"},{"issue":"1","key":"10.1016\/j.future.2026.108486_bib0071","doi-asserted-by":"crossref","DOI":"10.1088\/2632-2153\/aba042","article-title":"Compressing deep neural networks on FPGAs to binary and ternary precision with hls4ml","volume":"2","author":"Ngadiuba","year":"2020","journal-title":"Machine Learn. Sci. Technol."},{"key":"10.1016\/j.future.2026.108486_bib0072","series-title":"2021 IEEE 32Nd International Conference on Application-specific Systems, Architectures and Processors (ASAP)","first-page":"85","article-title":"Binary complex neural network acceleration on fpga","author":"Peng","year":"2021"},{"key":"10.1016\/j.future.2026.108486_bib0073","series-title":"Proceedings of the 55Th Annual Design Automation Conference","first-page":"1","article-title":"Parallelizing SRAM arrays with customized bit-cell for binary neural networks","author":"Liu","year":"2018"},{"issue":"2","key":"10.1016\/j.future.2026.108486_bib0074","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/LCA.2014.2374597","article-title":"Resistive associative processor","volume":"14","author":"Yavits","year":"2014","journal-title":"IEEE Comp. Arch. Lett."},{"key":"10.1016\/j.future.2026.108486_bib0075","series-title":"Proceedings of the 24Th Asia and South Pacific Design Automation Conference","first-page":"127","article-title":"Parapim: a parallel processing-in-memory accelerator for binary-weight deep neural networks","author":"Angizi","year":"2019"},{"issue":"4","key":"10.1016\/j.future.2026.108486_bib0076","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3357250","article-title":"PIMBALL: Binary neural networks in spintronic memory","volume":"16","author":"Resch","year":"2019","journal-title":"ACM Trans. Archit. Code Optimiz. (TACO)"},{"key":"10.1016\/j.future.2026.108486_bib0077","series-title":"2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)","first-page":"384","article-title":"CORN: In-buffer computing for binary neural network","author":"Chang","year":"2019"},{"key":"10.1016\/j.future.2026.108486_bib0078","series-title":"Proceedings of the 55Th Annual Design Automation Conference","first-page":"1","article-title":"Content addressable memory based binarized neural network accelerator using time-domain signal processing","author":"Choi","year":"2018"},{"issue":"10","key":"10.1016\/j.future.2026.108486_bib0079","first-page":"3867","article-title":"A low-Complexity sensing scheme for approximate matching content-Addressable memory","volume":"70","author":"Garz\u00f3n","year":"2023","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"3","key":"10.1016\/j.future.2026.108486_bib0080","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1145\/3007787.3001139","article-title":"ISAAC: A convolutional neural network accelerator with in-situ analog arithmetic in crossbars","volume":"44","author":"Shafiee","year":"2016","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"10.1016\/j.future.2026.108486_bib0081","series-title":"Proceedings of the IEEE\/CVF International Conference on Computer Vision (ICCV)","first-page":"1214","article-title":"Better aggregation in test-Time augmentation","author":"Shanmugam","year":"2021"},{"issue":"4","key":"10.1016\/j.future.2026.108486_bib0082","doi-asserted-by":"crossref","first-page":"915","DOI":"10.1109\/JSSC.2016.2642198","article-title":"In-memory computation of a machine-learning classifier in a standard 6T SRAM array","volume":"52","author":"Zhang","year":"2017","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.future.2026.108486_bib0083","unstructured":"Xilinx Inc., Xilinx Alveo U200 FPGA Board, 2024, https:\/\/www.amd.com\/en\/products\/accelerators\/alveo\/u200\/a-u200-a64g-pq-g.HTML."},{"issue":"12","key":"10.1016\/j.future.2026.108486_bib0084","doi-asserted-by":"crossref","first-page":"5098","DOI":"10.1109\/TCAD.2023.3282172","article-title":"DRAM Bender: an extensible and versatile FPGA-Based infrastructure to easily test state-of-the-Art DRAM chips","volume":"42","author":"Olgun","year":"2023","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.future.2026.108486_bib0085","unstructured":"Timetec Inc., TIMETEC PREMIUM DDR4 UDIMM Desktop Memory, 2024, https:\/\/timetecinc.com\/products\/timetec-premum-ddr4-udimm-desktop-memory."},{"key":"10.1016\/j.future.2026.108486_bib0086","unstructured":"ARM Ltd., AMBA AXI and ACE Protocol Specification, 2013, Accessed: 2024-04-07. (https:\/\/developer.arm.com\/documentation\/ihi0051\/latest)."},{"key":"10.1016\/j.future.2026.108486_bib0087","unstructured":"Dell Inc., Dell Precision 3680 Tower Workstation, 2024, https:\/\/www.dell.com\/en-us\/shop\/desktop-computers\/precision-3680-tower-workstation\/spd\/precision-t3680-workstation."},{"key":"10.1016\/j.future.2026.108486_bib0088","unstructured":"R. Arya, Hand Gesture Recognition Dataset, 2021,Accessed: 2025-04-10. (https:\/\/www.kaggle.com\/datasets\/aryarishabh\/hand-gesture-recognition-dataset)."},{"key":"10.1016\/j.future.2026.108486_bib0089","unstructured":"A. Maity, notMNIST Dataset on HuggingFace, 2024, Accessed: 2024-04-07. (https:\/\/huggingface.co\/datasets\/anubhavmaity\/notMNIST)."},{"issue":"3","key":"10.1016\/j.future.2026.108486_bib0090","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3224419","article-title":"What your DRAM power models are not telling you: lessons from a detailed experimental study","volume":"2","author":"Ghose","year":"2018","journal-title":"Proc. ACM on Measur. Anal. Comput. Syst."}],"container-title":["Future Generation Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X26001202?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X26001202?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T01:37:04Z","timestamp":1780018624000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167739X26001202"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":90,"alternative-id":["S0167739X26001202"],"URL":"https:\/\/doi.org\/10.1016\/j.future.2026.108486","relation":{},"ISSN":["0167-739X"],"issn-type":[{"value":"0167-739X","type":"print"}],"subject":[],"published":{"date-parts":[[2026,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"BinDRAM: Binary neural network on unmodified commodity DRAM","name":"articletitle","label":"Article Title"},{"value":"Future Generation Computer Systems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.future.2026.108486","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"108486"}}