{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,23]],"date-time":"2026-07-23T05:02:16Z","timestamp":1784782936567,"version":"3.55.0"},"reference-count":58,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,12,1]],"date-time":"2026-12-01T00:00:00Z","timestamp":1796083200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,12,1]],"date-time":"2026-12-01T00:00:00Z","timestamp":1796083200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,12,1]],"date-time":"2026-12-01T00:00:00Z","timestamp":1796083200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,12,1]],"date-time":"2026-12-01T00:00:00Z","timestamp":1796083200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,12,1]],"date-time":"2026-12-01T00:00:00Z","timestamp":1796083200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,12,1]],"date-time":"2026-12-01T00:00:00Z","timestamp":1796083200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,12,1]],"date-time":"2026-12-01T00:00:00Z","timestamp":1796083200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Future Generation Computer Systems"],"published-print":{"date-parts":[[2026,12]]},"DOI":"10.1016\/j.future.2026.108685","type":"journal-article","created":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T16:32:02Z","timestamp":1782491522000},"page":"108685","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["ReSAFT: An efficient stuck-at fault-tolerant scheme for ReRAM-based process-in-memory accelerators"],"prefix":"10.1016","volume":"185","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2596-0721","authenticated-orcid":false,"given":"Aniseh","family":"Dorostkar","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4204-9131","authenticated-orcid":false,"given":"Hamed","family":"Farbeh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1385-4171","authenticated-orcid":false,"given":"Hamid R.","family":"Zarandi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.future.2026.108685_b1","doi-asserted-by":"crossref","DOI":"10.1016\/j.microrel.2020.113969","article-title":"Soft errors in DNN accelerators: A comprehensive review","volume":"115","author":"Ibrahim","year":"2020","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.future.2026.108685_b2","doi-asserted-by":"crossref","unstructured":"A. Shafiee, et al., ISAAC: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars, in: ACM\/IEEE Int. Symp. Comput. Archit., ISCA, 2016, pp. 14\u201326.","DOI":"10.1109\/ISCA.2016.12"},{"key":"10.1016\/j.future.2026.108685_b3","doi-asserted-by":"crossref","unstructured":"P. Chi, et al., PRIME: A novel processing-in-memory architecture for neural network computation in ReRAM-based main memory, in: ACM\/IEEE Int. Symp. Comput. Archit., ISCA, 2016, pp. 27\u201339.","DOI":"10.1109\/ISCA.2016.13"},{"key":"10.1016\/j.future.2026.108685_b4","doi-asserted-by":"crossref","unstructured":"L. Song, et al., Pipelayer: A pipelined ReRAM-based accelerator for deep learning, in: IEEE Int. Symp. High Perform. Comput. Archit., HPCA, 2017, pp. 541\u2013552.","DOI":"10.1109\/HPCA.2017.55"},{"key":"10.1016\/j.future.2026.108685_b5","doi-asserted-by":"crossref","unstructured":"B. Liu, et al., Vortex: Variation-aware training for memristor x-bar, in: ACM\/EDAC\/IEEE Des. Autom. Conf., DAC, 2015, pp. 1\u20136.","DOI":"10.1145\/2744769.2744930"},{"key":"10.1016\/j.future.2026.108685_b6","doi-asserted-by":"crossref","first-page":"1281","DOI":"10.1109\/TED.2019.2894387","article-title":"Resistive RAM endurance: Array-level characterization and correction techniques targeting deep learning applications","volume":"66","author":"Grossi","year":"2019","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/j.future.2026.108685_b7","doi-asserted-by":"crossref","first-page":"3355","DOI":"10.1557\/adv.2016.377","article-title":"Nanoscale hafnium oxide rram devices exhibit pulse dependent behavior and multi-level resistance capability","volume":"1","author":"Beckmann","year":"2016","journal-title":"MRS Adv."},{"key":"10.1016\/j.future.2026.108685_b8","doi-asserted-by":"crossref","unstructured":"Z. He, et al., Noise injection adaption: End-to-end ReRAM crossbar non-ideal effect adaption for neural network mapping, in: ACM\/IEEE Des. Autom. Conf., DAC, 2019, pp. 1\u20136.","DOI":"10.1145\/3316781.3317870"},{"key":"10.1016\/j.future.2026.108685_b9","doi-asserted-by":"crossref","unstructured":"I. Chakraborty, et al., GENIEx: A generalized approach to emulating non-ideality in memristive xbars using neural networks, in: ACM\/IEEE Des. Autom. Conf., DAC, 2020, pp. 1\u20136.","DOI":"10.1109\/DAC18072.2020.9218688"},{"key":"10.1016\/j.future.2026.108685_b10","doi-asserted-by":"crossref","unstructured":"C. Lammie, M.R. Azghadi, MemTorch: A simulation framework for deep memristive crossbar architectures, in: IEEE Int. Symp. Circuits Syst., ISCAS, 2020, pp. 1\u20135.","DOI":"10.1109\/ISCAS45731.2020.9180810"},{"key":"10.1016\/j.future.2026.108685_b11","doi-asserted-by":"crossref","unstructured":"J. Li, M. Mao, C. Chakrabarti, Improving reliability of reram-based DNN implementation through novel weight distribution, in: IEEE Int. Workshop Signal Process. Syst. (SiPS), 2019, pp. 189\u2013194.","DOI":"10.1109\/SiPS47522.2019.9020318"},{"key":"10.1016\/j.future.2026.108685_b12","doi-asserted-by":"crossref","first-page":"27","DOI":"10.1109\/JXCDC.2020.2987605","article-title":"Accurate inference with inaccurate RRAM devices: A joint algorithm-design solution","volume":"6","author":"Charan","year":"2020","journal-title":"IEEE J. Explor. Solid-State Comput. Devices Circuits"},{"key":"10.1016\/j.future.2026.108685_b13","doi-asserted-by":"crossref","unstructured":"G. Gambardella, et al., Efficient error-tolerant quantized neural network accelerators, in: IEEE Int. Symp. Defect Fault Toler. Nanotechnol. Syst., DFT, 2019, pp. 1\u20136.","DOI":"10.1109\/DFT.2019.8875314"},{"key":"10.1016\/j.future.2026.108685_b14","doi-asserted-by":"crossref","first-page":"1611","DOI":"10.1109\/TCAD.2018.2855145","article-title":"Fault-tolerant training enabled by on-line fault detection for RRAM-based neural computing systems","volume":"38","author":"Xia","year":"2019","journal-title":"IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.future.2026.108685_b15","doi-asserted-by":"crossref","first-page":"594","DOI":"10.1109\/TR.2019.2923258","article-title":"A system-level framework for analytical and empirical reliability exploration of STT-MRAM caches","volume":"69","author":"Cheshmikhani","year":"2020","journal-title":"IEEE Trans. Reliab."},{"key":"10.1016\/j.future.2026.108685_b16","doi-asserted-by":"crossref","first-page":"2937","DOI":"10.1109\/TED.2019.2914460","article-title":"Stuck-at-fault tolerant schemes for memristor crossbar array-based neural networks","volume":"66","author":"Yeo","year":"2019","journal-title":"IEEE Trans. Electron Devices"},{"key":"10.1016\/j.future.2026.108685_b17","doi-asserted-by":"crossref","first-page":"180","DOI":"10.1109\/TC.2014.12","article-title":"RRAM defect modeling and failure analysis based on march test and a novel squeeze-search scheme","volume":"64","author":"Chen","year":"2015","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.future.2026.108685_b18","doi-asserted-by":"crossref","first-page":"75","DOI":"10.3390\/make1010005","article-title":"A survey of ReRAM-based architectures for processing-in-memory and neural networks","volume":"1","author":"Mittal","year":"2018","journal-title":"Mach. Learn. Knowl. Extr."},{"key":"10.1016\/j.future.2026.108685_b19","doi-asserted-by":"crossref","DOI":"10.3389\/fnins.2023.1159440","article-title":"RescueSNN: Enabling reliable executions on spiking neural network accelerators under permanent faults","volume":"17","author":"Putra","year":"2023","journal-title":"Front. Neurosci."},{"key":"10.1016\/j.future.2026.108685_b20","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1109\/TCAD.2020.2989373","article-title":"ITT-RNA: Imperfection tolerable training for RRAM-crossbar-based deep neural-network accelerator","volume":"40","author":"Song","year":"2021","journal-title":"IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.future.2026.108685_b21","doi-asserted-by":"crossref","first-page":"2290","DOI":"10.1109\/TR.2024.3405825","article-title":"An empirical fault vulnerability exploration of ReRAM-based process-in-memory CNN accelerators","volume":"74","author":"Dorostkar","year":"2024","journal-title":"IEEE Trans. Reliab."},{"key":"10.1016\/j.future.2026.108685_b22","doi-asserted-by":"crossref","unstructured":"C. Liu, et al., Rescuing memristor-based neuromorphic design with high defects, in: ACM\/EDAC\/IEEE Des. Autom. Conf., DAC, 2017, pp. 1\u20136.","DOI":"10.1145\/3061639.3062310"},{"key":"10.1016\/j.future.2026.108685_b23","first-page":"2011","article-title":"Fault-free: A framework for analysis and mitigation of stuck-at-fault on realistic ReRAM-based DNN accelerators","volume":"72","author":"Shin","year":"2023","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.future.2026.108685_b24","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3585518","article-title":"A mapping method tolerating SAF and variation for memristor crossbar array based neural network inference on edge devices","volume":"19","author":"Ma","year":"2023","journal-title":"ACM J. Emerg. Technol. Comput. Syst."},{"key":"10.1016\/j.future.2026.108685_b25","first-page":"3144","article-title":"Bit-aware fault-tolerant hybrid retraining and remapping schemes for rram-based computing-in-memory systems","volume":"69","author":"Huang","year":"2022","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.future.2026.108685_b26","doi-asserted-by":"crossref","unstructured":"C.-H. Tung, et al., Dynamic task remapping for reliable CNN training on ReRAM crossbars, in: Des. Autom. Test Eur. Conf. Exhib., DATE, 2023, pp. 1\u20136.","DOI":"10.23919\/DATE56975.2023.10137238"},{"key":"10.1016\/j.future.2026.108685_b27","doi-asserted-by":"crossref","unstructured":"S. Wang, et al., Fault-tolerant deep neural networks for processing-in-memory based autonomous edge systems, in: Des. Autom. Test Eur. Conf. Exhib., DATE, 2022, pp. 424\u2013429.","DOI":"10.23919\/DATE54114.2022.9774523"},{"key":"10.1016\/j.future.2026.108685_b28","doi-asserted-by":"crossref","unstructured":"P. Dhingra, et al., FARe: Fault-aware GNN training on ReRAM-based PIM accelerators, in: Des. Autom. Test Eur. Conf. Exhib., DATE, 2024, pp. 1\u20136.","DOI":"10.23919\/DATE58400.2024.10546762"},{"key":"10.1016\/j.future.2026.108685_b29","doi-asserted-by":"crossref","unstructured":"M. Liu, et al., Fault tolerance for rram-based matrix operations, in: IEEE Int. Test Conf., ITC, 2018, pp. 1\u201310.","DOI":"10.1109\/TEST.2018.8624687"},{"key":"10.1016\/j.future.2026.108685_b30","doi-asserted-by":"crossref","unstructured":"Q. Lou, et al., Embedding error correction into crossbars for reliable matrix vector multiplication using emerging devices, in: ACM\/IEEE Int. Symp. Low Power Electron. Des., ISLPED, 2020, pp. 139\u2013144.","DOI":"10.1145\/3370748.3406583"},{"key":"10.1016\/j.future.2026.108685_b31","doi-asserted-by":"crossref","unstructured":"M. Wang, et al., Theory study and implementation of configurable ECC on RRAM memory, in: Non-Volatile Mem. Technol. Symp., NVMTS, 2015, pp. 1\u20133.","DOI":"10.1109\/NVMTS.2015.7457488"},{"key":"10.1016\/j.future.2026.108685_b32","doi-asserted-by":"crossref","first-page":"2306","DOI":"10.1109\/TCAD.2020.3043731","article-title":"DNN+NeuroSim v2.0: An end-to-end benchmarking framework for compute-in-memory accelerators for on-chip training","volume":"40","author":"Peng","year":"2021","journal-title":"IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.future.2026.108685_b33","doi-asserted-by":"crossref","unstructured":"K.X. Pinto, et al., Double adjacent error correction in RRAM matrix multiplication using weighted checksums, in: IEEE Int. Symp. on-Line Test. Robust Syst. Des., IOLTS, 2024, pp. 1\u20135.","DOI":"10.1109\/IOLTS60994.2024.10616083"},{"key":"10.1016\/j.future.2026.108685_b34","first-page":"1","article-title":"Algorithmic fault detection for rram-based matrix operations","volume":"25","author":"Liu","year":"2020","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"10.1016\/j.future.2026.108685_b35","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/JETCAS.2017.2776980","article-title":"Stuck-at fault tolerance in RRAM computing systems","volume":"8","author":"Xia","year":"2018","journal-title":"IEEE J. Emerg. Sel. Top. Circuits Syst."},{"key":"10.1016\/j.future.2026.108685_b36","doi-asserted-by":"crossref","unstructured":"L. Chen, et al., Accelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar, in: Des. Autom. Test Eur. Conf. Exhib., DATE, 2017, pp. 19\u201324.","DOI":"10.23919\/DATE.2017.7926952"},{"key":"10.1016\/j.future.2026.108685_b37","doi-asserted-by":"crossref","first-page":"2495","DOI":"10.1109\/TCAD.2021.3051856","article-title":"Unary coding and variation-aware optimal mapping scheme for reliable ReRAM-based neuromorphic computing","volume":"40","author":"Sun","year":"2021","journal-title":"IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.future.2026.108685_b38","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/MDAT.2019.2915656","article-title":"Fault-tolerant systolic array based accelerators for deep neural network execution","volume":"36","author":"Zhang","year":"2019","journal-title":"IEEE Des. Test"},{"key":"10.1016\/j.future.2026.108685_b39","doi-asserted-by":"crossref","unstructured":"V. Sawal, H.Y. Wong, Stuck-at faults in ReRAM neuromorphic circuit array and their correction through machine learning, in: IEEE Latin Am. Electron Devices Conf., LAEDC, 2024, pp. 1\u20134.","DOI":"10.1109\/LAEDC61552.2024.10555838"},{"key":"10.1016\/j.future.2026.108685_b40","doi-asserted-by":"crossref","unstructured":"W. Li, et al., RRAMedy: Protecting ReRAM-based neural network from permanent and soft faults during its lifetime, in: IEEE Int. Conf. Comput. Des., ICCD, 2019, pp. 91\u201399.","DOI":"10.1109\/ICCD46524.2019.00020"},{"key":"10.1016\/j.future.2026.108685_b41","doi-asserted-by":"crossref","first-page":"2448","DOI":"10.1109\/TCAD.2019.2944582","article-title":"Handling stuck-at-fault defects using matrix transformation for robust inference of DNNs","volume":"39","author":"Zhang","year":"2020","journal-title":"IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.future.2026.108685_b42","doi-asserted-by":"crossref","unstructured":"H. Bang, et al., DCR: Decomposition-aware column re-mapping for stuck-at-fault tolerance in ReRAM arrays, in: IEEE Int. Conf. Comput. Des., ICCD, 2023, pp. 491\u2013494.","DOI":"10.1109\/ICCD58817.2023.00081"},{"key":"10.1016\/j.future.2026.108685_b43","doi-asserted-by":"crossref","unstructured":"F. Zhang, M. Hu, Defects mitigation in resistive crossbars for analog vector matrix multiplication, in: Asia South Pac. Des. Autom. Conf., (ASP-DAC), 2020, pp. 187\u2013192.","DOI":"10.1109\/ASP-DAC47756.2020.9045730"},{"key":"10.1016\/j.future.2026.108685_b44","doi-asserted-by":"crossref","first-page":"2174","DOI":"10.1109\/TCAD.2022.3222288","article-title":"Training-free stuck-at fault mitigation for ReRAM-based deep learning accelerators","volume":"42","author":"Quan","year":"2023","journal-title":"IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.future.2026.108685_b45","doi-asserted-by":"crossref","unstructured":"C.-F. Lee, et al., A 1.4Mb 40-nm embedded reram macro with 0.07um2 bit cell, 2.7mA\/100MHz low-power read and hybrid write verify for high endurance application, in: IEEE Asian Solid-State Circuits Conf. (a-SSCC), 2017, pp. 9\u201312.","DOI":"10.1109\/ASSCC.2017.8240203"},{"key":"10.1016\/j.future.2026.108685_b46","doi-asserted-by":"crossref","first-page":"645","DOI":"10.1109\/JEDS.2021.3093478","article-title":"Efficient and optimized methods for alleviating the impacts of ir-drop and fault in rram based neural computing systems","volume":"9","author":"Huang","year":"2021","journal-title":"IEEE J. Electron Devices Soc."},{"key":"10.1016\/j.future.2026.108685_b47","doi-asserted-by":"crossref","unstructured":"Y.-X. Chen, J.-F. Li, Fault modeling and testing of 1t1r memristor memories, in: IEEE VLSI Test Symp., VTS, 2015, pp. 1\u20136.","DOI":"10.1109\/VTS.2015.7116247"},{"key":"10.1016\/j.future.2026.108685_b48","doi-asserted-by":"crossref","first-page":"337","DOI":"10.1007\/BF00972518","article-title":"Effective march algorithms for testing single-order addressed memories","volume":"5","author":"Goor","year":"1994","journal-title":"J. Electron. Test."},{"key":"10.1016\/j.future.2026.108685_b49","series-title":"Optimal Reliability Modeling: Principles and Applications","author":"Kuo","year":"2003"},{"key":"10.1016\/j.future.2026.108685_b50","doi-asserted-by":"crossref","first-page":"4112","DOI":"10.1109\/TCAD.2023.3251696","article-title":"MNSIM 2.0: A behavior-level modeling tool for processing-in-memory architectures","volume":"42","author":"Zhu","year":"2023","journal-title":"IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.future.2026.108685_b51","series-title":"Examples\/mnist at master \u22c5 pytorch\/examples","year":"2023"},{"key":"10.1016\/j.future.2026.108685_b52","doi-asserted-by":"crossref","first-page":"2278","DOI":"10.1109\/5.726791","article-title":"Gradient-based learning applied to document recognition","volume":"86","author":"Lecun","year":"1998","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.future.2026.108685_b53","unstructured":"K. Simonyan, A. Zisserman, Very deep convolutional networks for large-scale image recognition, in: Int. Conf. Learn. Represent., ICLR, 2015."},{"key":"10.1016\/j.future.2026.108685_b54","doi-asserted-by":"crossref","unstructured":"K. He, et al., Deep residual learning for image recognition, in: IEEE Conf. Comput. Vis. Pattern Recognit., CVPR, 2016, pp. 770\u2013778.","DOI":"10.1109\/CVPR.2016.90"},{"key":"10.1016\/j.future.2026.108685_b55","series-title":"Learning multiple layers of features from tiny images","first-page":"7","author":"Krizhevsky","year":"2009"},{"key":"10.1016\/j.future.2026.108685_b56","first-page":"786","article-title":"VTEAM: A general model for voltage-controlled memristors","volume":"62","author":"Kvatinsky","year":"2015","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.future.2026.108685_b57","doi-asserted-by":"crossref","first-page":"182","DOI":"10.1109\/4235.996017","article-title":"A fast and elitist multiobjective genetic algorithm: NSGA-II","volume":"6","author":"Deb","year":"2002","journal-title":"IEEE Trans. Evol. Comput."},{"key":"10.1016\/j.future.2026.108685_b58","doi-asserted-by":"crossref","first-page":"89497","DOI":"10.1109\/ACCESS.2020.2990567","article-title":"Pymoo: Multi-objective optimization in python","volume":"8","author":"Blank","year":"2020","journal-title":"IEEE Access"}],"container-title":["Future Generation Computer Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X26003195?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0167739X26003195?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,23]],"date-time":"2026-07-23T04:21:59Z","timestamp":1784780519000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0167739X26003195"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,12]]},"references-count":58,"alternative-id":["S0167739X26003195"],"URL":"https:\/\/doi.org\/10.1016\/j.future.2026.108685","relation":{},"ISSN":["0167-739X"],"issn-type":[{"value":"0167-739X","type":"print"}],"subject":[],"published":{"date-parts":[[2026,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"ReSAFT: An efficient stuck-at fault-tolerant scheme for ReRAM-based process-in-memory accelerators","name":"articletitle","label":"Article Title"},{"value":"Future Generation Computer Systems","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.future.2026.108685","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier B.V. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"108685"}}