{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T20:47:23Z","timestamp":1757623643794,"version":"3.44.0"},"reference-count":26,"publisher":"Elsevier BV","issue":"2","license":[{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2021,12,1]],"date-time":"2021-12-01T00:00:00Z","timestamp":1638316800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2021,3,17]],"date-time":"2021-03-17T00:00:00Z","timestamp":1615939200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/4.0\/"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["High-Confidence Computing"],"published-print":{"date-parts":[[2021,12]]},"DOI":"10.1016\/j.hcc.2021.100009","type":"journal-article","created":{"date-parts":[[2021,3,23]],"date-time":"2021-03-23T16:04:30Z","timestamp":1616515470000},"page":"100009","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":2,"title":["Design high-confidence computers using trusted instructional set architecture and emulators"],"prefix":"10.1016","volume":"1","author":[{"given":"Shuangbao (Paul)","family":"Wang","sequence":"first","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.hcc.2021.100009_bib0001","doi-asserted-by":"crossref","unstructured":"J. von Neumann, First draft of a report on the EDVAC, 1945, URL: https:\/\/archive.org\/details\/vnedvac.","DOI":"10.5479\/sil.538961.39088011475779"},{"issue":"5","key":"10.1016\/j.hcc.2021.100009_bib0002","doi-asserted-by":"crossref","first-page":"790","DOI":"10.1109\/JSSC.1987.1052815","article-title":"Mips-x: a 20-Mips peak, 32-bit microprocessor with on-chip cache","volume":"22","author":"Horowitz","year":"1987","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"10.1016\/j.hcc.2021.100009_bib0003","doi-asserted-by":"crossref","first-page":"28","DOI":"10.1109\/MSPEC.2012.6189571","article-title":"John L. Hennessy risk taker","volume":"49","author":"Perry","year":"2012","journal-title":"IEEE Spectr."},{"key":"10.1016\/j.hcc.2021.100009_bib0004","unstructured":"M. Peterson, What the M1 and apple silicon mean for MAC security, 2021, URL: https:\/\/appleinsider.com\/articles\/21\/02\/10\/what-the-m1-and-apple-silicon-mean-for-mac-security."},{"key":"10.1016\/j.hcc.2021.100009_bib0005","series-title":"Proceedings of the 27th USENIX Security Symposium (USENIX Security 18)","article-title":"Meltdown: reading kernel memory from user space","author":"Lipp","year":"2018"},{"key":"10.1016\/j.hcc.2021.100009_bib0006","series-title":"Proceedings of the 40th IEEE Symposium on Security and Privacy (S&P\u201919)","article-title":"Spectre attacks: Exploiting speculative execution","author":"Kocher","year":"2019"},{"key":"10.1016\/j.hcc.2021.100009_bib0007","series-title":"Proceedings of the IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)","first-page":"718","article-title":"A survey and analysis on SoC platform security in ARM, Intel and RISC-V architecture","author":"Nicholas","year":"2020"},{"key":"10.1016\/j.hcc.2021.100009_bib0008","series-title":"Proceedings of the 56th ACM\/IEEE Design Automation Conference (DAC)","first-page":"1","article-title":"Invited: protecting RISC-V against side-channel attacks","author":"Mulder","year":"2019"},{"key":"10.1016\/j.hcc.2021.100009_bib0009","series-title":"Proceedings of the IEEE 4th International Verification and Security Workshop (IVSW)","first-page":"37","article-title":"Secure design flow of FPGA based RISC-V implementation","author":"Siddiqui","year":"2019"},{"key":"10.1016\/j.hcc.2021.100009_bib0010","unstructured":"B.A. Research, RISC-V instruction set architecture, 2020, URL: https:\/\/bar.eecs.berkeley.edu\/projects\/riscv.html."},{"key":"10.1016\/j.hcc.2021.100009_bib0011","series-title":"Proceedings of the Seventh International Symposium on Computational Intelligence and Design","first-page":"193","article-title":"Embedded trusted computing environment build based on QEMU virtual machine architecture","volume":"1","author":"Zhang","year":"2014"},{"key":"10.1016\/j.hcc.2021.100009_bib0012","unstructured":"S. Karandikar, QEMU support for the RISC-V instruction set architecture, 2016,"},{"issue":"1","key":"10.1016\/j.hcc.2021.100009_bib0013","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1112\/plms\/s2-42.1.230","article-title":"On computable numbers, with an application to the entscheidungs problem","volume":"s2-42","author":"Turing","year":"1937","journal-title":"Proc. Lond. Math. Soc."},{"key":"10.1016\/j.hcc.2021.100009_bib0014","series-title":"Proceedings of the IEEE International Solid - State Circuits Conference - (ISSCC)","first-page":"27","article-title":"50 years of computer architecture: from the mainframe cpu to the domain-specific TPU and the open RISC-V instruction set","author":"Patterson","year":"2018"},{"key":"10.1016\/j.hcc.2021.100009_bib0015","unstructured":"C. Chen, G. Novick, K. Shimano, Risc architecture, 2000, https:\/\/cs.stanford.edu\/people\/eroberts\/courses\/soco\/projects\/risc\/risccisc\/index.html.."},{"key":"10.1016\/j.hcc.2021.100009_bib0016","unstructured":"P. Wang, Tensor product, 2020, URL: https:\/\/pneumannsecurity.blogspot.com\/2020\/11\/tensor-product.html."},{"year":"2013","series-title":"Computer Architecture and Security","author":"Wang","key":"10.1016\/j.hcc.2021.100009_bib0017"},{"key":"10.1016\/j.hcc.2021.100009_bib0018","unstructured":"F. Pizlo, What spectre and meltdown mean for webkit, 2018, URL: https:\/\/webkit.org\/blog\/8048\/what-spectre-and-meltdown-mean-for-webkit\/."},{"key":"10.1016\/j.hcc.2021.100009_bib0019","series-title":"Proceedings of the USENIX Security Symposium","article-title":"Flush+reload: a high resolution,low noise, l3 cache side-channel attack","author":"Yarom","year":"2014"},{"key":"10.1016\/j.hcc.2021.100009_bib0020","unstructured":"R.N.M. Watson, S.W. Moore, P. Sewell, P. Neumann, Capability hardware enhanced RISC instructions (CHERI), 2020, URL: https:\/\/www.cl.cam.ac.uk\/research\/security\/ctsrd\/cheri\/."},{"key":"10.1016\/j.hcc.2021.100009_bib0021","unstructured":"R.N.M. Watson, S.W. Moore, P. Sewell, P. Neumann, Capability hardware enhanced RISC instructions (CHERI): notes on the meltdown and spectre attacks (2018). URL: https:\/\/www.cl.cam.ac.uk\/research\/security\/ctsrd\/pdfs\/2017mit-cybersecurity-cheri-web.pdf."},{"key":"10.1016\/j.hcc.2021.100009_bib0022","series-title":"Proceedings of the 2006 International Conference on Security & Management","first-page":"220","article-title":"Connputer - A framework of intrusion-free secure computer architecture","author":"Wang","year":"2006"},{"issue":"1","key":"10.1016\/j.hcc.2021.100009_bib0023","first-page":"165","article-title":"IoTCP: a novel trusted computing protocol for IoT","volume":"6","author":"Wang","year":"2018","journal-title":"J. Colloq. Inf. Syst. Secur. Educ. (CISSE)"},{"key":"10.1016\/j.hcc.2021.100009_bib0024","unstructured":"U. Berkeley, Chisel, 2020, URL: https:\/\/www.crowdsupply.com\/microchip\/hifive-unleashed-expansion-board."},{"key":"10.1016\/j.hcc.2021.100009_bib0025","unstructured":"RISC-V, Running 64- and 32-bit RISC-V Linux on QEMU, 2020, URL: https:\/\/risc-v-getting-started-guide.readthedocs.io\/en\/latest\/linux-qemu.html."},{"key":"10.1016\/j.hcc.2021.100009_bib0026","unstructured":"Microship, Hifive unleashed expansion board, 2020, URL: https:\/\/www.crowdsupply.com\/microchip\/hifive-unleashed-expansion-board."}],"container-title":["High-Confidence Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S2667295221000106?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S2667295221000106?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T08:39:10Z","timestamp":1757407150000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S2667295221000106"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12]]},"references-count":26,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2021,12]]}},"alternative-id":["S2667295221000106"],"URL":"https:\/\/doi.org\/10.1016\/j.hcc.2021.100009","relation":{},"ISSN":["2667-2952"],"issn-type":[{"type":"print","value":"2667-2952"}],"subject":[],"published":{"date-parts":[[2021,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Design high-confidence computers using trusted instructional set architecture and emulators","name":"articletitle","label":"Article Title"},{"value":"High-Confidence Computing","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.hcc.2021.100009","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2021 The Author(s). Published by Elsevier B.V. on behalf of Shandong University","name":"copyright","label":"Copyright"}],"article-number":"100009"}}