{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T05:09:09Z","timestamp":1761800949945,"version":"build-2065373602"},"reference-count":23,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Journal of Computational Science"],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1016\/j.jocs.2015.04.023","type":"journal-article","created":{"date-parts":[[2015,4,17]],"date-time":"2015-04-17T23:16:34Z","timestamp":1429312594000},"page":"94-100","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":15,"special_numbering":"C","title":["Threaded MPI programming model for the Epiphany RISC array processor"],"prefix":"10.1016","volume":"9","author":[{"given":"David","family":"Richie","sequence":"first","affiliation":[]},{"given":"James","family":"Ross","sequence":"additional","affiliation":[]},{"given":"Song","family":"Park","sequence":"additional","affiliation":[]},{"given":"Dale","family":"Shires","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.jocs.2015.04.023_bib0005","unstructured":"\u201cAdapteva introduction.\u201d [Online]. Available: <http:\/\/www.adapteva.com\/introduction\/> (accessed 08.01.15)."},{"key":"10.1016\/j.jocs.2015.04.023_bib0010","article-title":"Kickstarting high-performance energy-efficient manycore architectures with Epiphany","author":"Olofsson","year":"2014","journal-title":"ArXiv Prepr."},{"issue":"September (5)","key":"10.1016\/j.jocs.2015.04.023_bib0015","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MM.2007.4378780","article-title":"On-chip interconnection architecture of the tile processor","volume":"27","author":"Wentzlaff","year":"2007","journal-title":"IEEE Micro"},{"key":"10.1016\/j.jocs.2015.04.023_bib0020","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1109\/ISSCC.2003.1234253","article-title":"A 16-issue Multiple-Program-Counter Microprocessor with Point-to-Point Scalar Operand Network in 2003","author":"Taylor","year":"2003","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"10.1016\/j.jocs.2015.04.023_bib0025","unstructured":"E16G301 Epiphany 16-core microprocessor, Adapteva Inc. Lexington, MA, Datasheet Rev. 14.03.11."},{"key":"10.1016\/j.jocs.2015.04.023_bib0030","unstructured":"Parallella-1. x reference manual, Adapteva, Boston Design Solutions, Ant Micro, Rev. 14.09.09."},{"key":"10.1016\/j.jocs.2015.04.023_bib0035","first-page":"984","article-title":"Programming the Adapteva Epiphany 64-Core Network-on-Chip Coprocessor, in 2014","author":"Varghese","year":"2014","journal-title":"IEEE International Parallel & Distributed Processing Symposium Workshops (IPDPSW \u201914)"},{"key":"10.1016\/j.jocs.2015.04.023_bib0040","article-title":"Exascale computing study: technology challenges in achieving exascale systems","volume":"vol. 15","author":"Bergman","year":"2008","journal-title":"Def. Adv. Res."},{"year":"2006","series-title":"From a Few Cores to Many: A Tera-scale Computing Research Overview","author":"Held","key":"10.1016\/j.jocs.2015.04.023_bib0045"},{"year":"2006","series-title":"The Landscape of Parallel Computing Research: A View From Berkeley","author":"Asanovic","key":"10.1016\/j.jocs.2015.04.023_bib0050"},{"key":"10.1016\/j.jocs.2015.04.023_bib0055","first-page":"746","article-title":"Thousand Core Chips: a Technology Perspective","author":"Borkar","year":"2007","journal-title":"Proceedings of the 44th Annual Design Automation Conference (DAC \u201907)"},{"key":"10.1016\/j.jocs.2015.04.023_bib0060","first-page":"81","article-title":"Learning From the Success of MPI","author":"Gropp","year":"2001","journal-title":"Proceedings of the 8th International Conference on High Performance Computing (HiPC \u201901)"},{"key":"10.1016\/j.jocs.2015.04.023_bib0065","first-page":"153","article-title":"A Threads-only MPI Implementation for the Development of Parallel Programs","author":"Demaine","year":"1997","journal-title":"Proceedings of the 11th International Symposium on High Performance Computing Systems"},{"key":"10.1016\/j.jocs.2015.04.023_bib0070","unstructured":"GitHub \u2013 The CO-PRocessing THReads (COPRTHR) SDK. [Online]. Available: <https:\/\/github.com\/browndeer\/coprthr> (accessed 08.01.15)."},{"key":"10.1016\/j.jocs.2015.04.023_bib0075","unstructured":"L. Cannon, A cellular computer to implement the kalman filter algorithm, Ph.D. Dissertation Montana State University, 1969."},{"key":"10.1016\/j.jocs.2015.04.023_bib0080","unstructured":"C. Ozdogan, Cannon\u2019s matrix\u2013matrix multiplication with MPI\u2019s topologies. [Online]. Available: <http:\/\/siber.cankaya.edu.tr\/ozdogan\/GraduateParallelComputing.old\/ceng505\/node133html> (accessed 12.01.15)."},{"key":"10.1016\/j.jocs.2015.04.023_bib0085","first-page":"330","article-title":"Energy-Efficient Synthetic-Aperture Radar Processing on a Manycore Architectur, in 2013","author":"Ul-Abdin","year":"2013","journal-title":"42nd International Conference on Parallel Processing (ICPP \u201913)"},{"key":"10.1016\/j.jocs.2015.04.023_bib0090","article-title":"Are Your Passwords Safe: Energy-Efficient Bcrypt Cracking with Low-Cost Parallel Hardware","author":"Malvoni","year":"2014","journal-title":"8th USENIX Conference on Offensive Technologies (WOOT \u201914)"},{"key":"10.1016\/j.jocs.2015.04.023_bib0095","unstructured":"D. Richie, COPRTHR API reference, Brown Deer Technology, Rev. 1.6.0.0, 2013."},{"key":"10.1016\/j.jocs.2015.04.023_bib0100","unstructured":"O. Kilic, Explorations in Erlang with the Parallela: a prelude, May-2013. [Online]. Available: <https:\/\/www.parallella.org\/2013\/05\/25\/explorations-in-erlang-with-the-parallela-a-prelude\/> (accessed 08.01.15)."},{"key":"10.1016\/j.jocs.2015.04.023_bib0105","unstructured":"S. Sirlin, The APL C compiler project. [Online]. Available: <http:\/\/home.earthlink.net\/%E2%88%BCswsirlin\/aplcc.html> (accessed 08.01.15)."},{"key":"10.1016\/j.jocs.2015.04.023_bib0110","first-page":"321","article-title":"Realizing Efficient Execution of Dataflow Actors on Manycores","author":"Gebrewahid","year":"2014","journal-title":"Proceedings of the 2014 12th IEEE International Conference on Embedded and Ubiquitous Computing (EUC \u201914)"},{"key":"10.1016\/j.jocs.2015.04.023_bib0115","first-page":"1","article-title":"An Evaluation of Code Generation of Dataflow Languages on Manycore Architectures","author":"Savas","year":"2014","journal-title":"20th International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)"}],"container-title":["Journal of Computational Science"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1877750315000617?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1877750315000617?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T05:06:33Z","timestamp":1761800793000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1877750315000617"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":23,"alternative-id":["S1877750315000617"],"URL":"https:\/\/doi.org\/10.1016\/j.jocs.2015.04.023","relation":{},"ISSN":["1877-7503"],"issn-type":[{"type":"print","value":"1877-7503"}],"subject":[],"published":{"date-parts":[[2015,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Threaded MPI programming model for the Epiphany RISC array processor","name":"articletitle","label":"Article Title"},{"value":"Journal of Computational Science","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.jocs.2015.04.023","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2015 Elsevier B.V. Published by Elsevier B.V. All rights reserved.","name":"copyright","label":"Copyright"}]}}