{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T13:33:05Z","timestamp":1770557585376,"version":"3.49.0"},"reference-count":11,"publisher":"Elsevier BV","issue":"10-11","license":[{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,10,1]],"date-time":"2007-10-01T00:00:00Z","timestamp":1191196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1016\/j.mejo.2007.07.121","type":"journal-article","created":{"date-parts":[[2007,9,13]],"date-time":"2007-09-13T12:24:22Z","timestamp":1189686262000},"page":"1064-1069","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":11,"title":["Staircase-down SET programming approach for phase-change memories"],"prefix":"10.1016","volume":"38","author":[{"given":"Ferdinando","family":"Bedeschi","sequence":"first","affiliation":[]},{"given":"Chiara","family":"Boffino","sequence":"additional","affiliation":[]},{"given":"Edoardo","family":"Bonizzoni","sequence":"additional","affiliation":[]},{"given":"Claudio","family":"Resta","sequence":"additional","affiliation":[]},{"given":"Guido","family":"Torelli","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2007.07.121_bib1","doi-asserted-by":"crossref","unstructured":"S. Tyson, G. Wicker, T. Lowrey, S. Hudgens, K. Hunt, Nonvolatile, high density, high performance phase-change memory, in: Proceedings of 2000 IEEE Aerospace Conference, vol. 5, March 2000, pp. 385\u2013390.","DOI":"10.1109\/AERO.2000.878512"},{"key":"10.1016\/j.mejo.2007.07.121_bib2","doi-asserted-by":"crossref","unstructured":"J. Maimon, E. Spall, R. Quinn, S. Schnur, Chalcogenide-based non-volatile memory technology, in: Proceedings of 2001 IEEE Aerospace Conference, vol. 5, March 2001, pp. 2289\u20132294.","DOI":"10.1109\/AERO.2001.931188"},{"key":"10.1016\/j.mejo.2007.07.121_bib3","unstructured":"S. Lai, T. Lowrey, OUM\u2014a 180nm nonvolatile memory cell element technology for stand-alone and embedded applications, Int. Electron Devices Meet. Tech. Dig. (2001), 803\u2013806."},{"key":"10.1016\/j.mejo.2007.07.121_bib4","doi-asserted-by":"crossref","unstructured":"M. Gill, T. Lowrey, J. Park, Ovonic unified memory\u2014a high performance nonvolatile memory technology for stand-alone memory and embedded applications, in: 2002 IEEE Solid-State Circuits Conference Dig. Tech. Pap., vol. 1, February 2002, pp. 458\u2013459.","DOI":"10.1109\/ISSCC.2002.993006"},{"key":"10.1016\/j.mejo.2007.07.121_bib5","doi-asserted-by":"crossref","unstructured":"F. Pellizzer, A. Pirovano, F. Ottogalli, M. Mangistretti, M. Scaravaggi, P. Zuliani, M. Tosi, A. Benvenuti, P. Besana, S. Cadeo, T. Marangon, R. Morandi, R. Piva, A. Spandre, R. Zonca, A. Modelli, E. Varesi, T. Lowrey, A. Lacaita, G. Casagrande, P. Cappelletti, R. Bez, Novel \u03bctrench phase-change memory cell for embedded and stand-alone non-volatile memory applications, in: Proceedings of 2004 Symposium on VLSI Technology, June 2004, pp. 18\u201319.","DOI":"10.1109\/VLSIT.2004.1345368"},{"key":"10.1016\/j.mejo.2007.07.121_bib6","first-page":"487","article-title":"An improved method for programming a word-erasable EEPROM","volume":"LII","author":"Torelli","year":"1983","journal-title":"Alta Frequenza"},{"issue":"5","key":"10.1016\/j.mejo.2007.07.121_bib7","doi-asserted-by":"crossref","first-page":"1259","DOI":"10.1109\/JSSC.1989.572591","article-title":"A 90-ns one million erase\/program cycle 1-Mbit Flash memory","volume":"24","author":"Kynett","year":"1989","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2007.07.121_bib8","doi-asserted-by":"crossref","unstructured":"F. Bedeschi, C. Resta, O. Khouri, E. Buda, L. Costa, M. Ferraro, F. Pellizzer, F. Ottogalli, A. Pirovano, M. Tosi, R. Bez, R. Gastaldi, G. Casagrande, An 8Mb demonstrator for high-density 1.8V phase-change memories, in: Proceedings of 2004 Symposium on VLSI Circuits, June 2004, pp. 442\u2013445.","DOI":"10.1109\/VLSIC.2004.1346644"},{"key":"10.1016\/j.mejo.2007.07.121_bib9","unstructured":"T. Lowrey, A. Tyler, Programming a phase-change material memory, US Patent 6570784, May 2003."},{"key":"10.1016\/j.mejo.2007.07.121_bib10","unstructured":"H.-R. On, B.-H. Cho, W.Y. Cho, S. Kang, B.-G. Choi, H.-J. Kim, K. Kim, D.-E. Kim, C.-K. Kwak, H.-G. Byun, G.-T. Jeong, H.-S. Jeong, K. Kim, Enhanced write performance of a 64Mb phase-change random access memory, in: 2005 IEEE Solid-State Circuits Conference Dig. Tech. Pap., vol. 1, February 2005, pp. 48\u201349."},{"key":"10.1016\/j.mejo.2007.07.121_bib11","doi-asserted-by":"crossref","unstructured":"F. Bedeschi, E. Bonizzoni, G. Casagrande, R. Gastaldi, C. Resta, G. Torelli, D. Zella, SET and RESET pulse characterization in BJT-selected phase-change memories, in: Proceedings of 2005 IEEE International Symposium on Circuits and Systems, May 2005, pp. 1270\u20131273.","DOI":"10.1109\/ISCAS.2005.1464826"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269207002492?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269207002492?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T23:51:39Z","timestamp":1737417099000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269207002492"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":11,"journal-issue":{"issue":"10-11","published-print":{"date-parts":[[2007,10]]}},"alternative-id":["S0026269207002492"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2007.07.121","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2007,10]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Staircase-down SET programming approach for phase-change memories","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2007.07.121","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"Copyright \u00a9 2007 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}]}}