{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T09:47:19Z","timestamp":1767260839443},"reference-count":27,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.1016\/j.mejo.2020.104703","type":"journal-article","created":{"date-parts":[[2020,1,10]],"date-time":"2020-01-10T17:23:15Z","timestamp":1578676995000},"page":"104703","update-policy":"http:\/\/dx.doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":40,"special_numbering":"C","title":["A low power subthreshold Schmitt Trigger based 12T SRAM bit cell with process-variation-tolerant write-ability"],"prefix":"10.1016","volume":"97","author":[{"given":"Prakhar","family":"Sharma","sequence":"first","affiliation":[]},{"given":"Shourya","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Kirti","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Neeta","family":"Pandey","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"6","key":"10.1016\/j.mejo.2020.104703_bib1","doi-asserted-by":"crossref","first-page":"1427","DOI":"10.1109\/TED.2006.874752","article-title":"Supply and threshold-voltage trends for scaled logic and SRAM MOSFETs","volume":"53","author":"Morifuji","year":"2006","journal-title":"IEEE Trans. Electron Devices"},{"issue":"11","key":"10.1016\/j.mejo.2020.104703_bib2","doi-asserted-by":"crossref","first-page":"1590","DOI":"10.1109\/TVLSI.2009.2025766","article-title":"Yield-driven near-threshold SRAM design","volume":"18","author":"Chen","year":"2010","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"1","key":"10.1016\/j.mejo.2020.104703_bib3","doi-asserted-by":"crossref","first-page":"8","DOI":"10.1109\/MSSC.2014.2369331","article-title":"\u201cProcess variation and Pelgrom\u2019s law","volume":"7","author":"Sheikholeslami","year":"2015","journal-title":"IEEE Solid-State Circuits Mag."},{"key":"10.1016\/j.mejo.2020.104703_bib4","first-page":"169","article-title":"Monte Carlo modeling of threshold variation due to dopant fluctuations","author":"Frank","year":"1999","journal-title":"in VLSI Symp. Tech. Dig."},{"issue":"1","key":"10.1016\/j.mejo.2020.104703_bib5","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/TVLSI.2009.2029114","article-title":"SRAM write-ability improvement with transient negative bit-line voltage","volume":"19","author":"Mukhopadhyay","year":"2011","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"10","key":"10.1016\/j.mejo.2020.104703_bib6","doi-asserted-by":"crossref","first-page":"964","DOI":"10.1109\/TCSII.2016.2536258","article-title":"Transient cell cupply voltage collapse write assist using charge redistribution","volume":"63","author":"Kim","year":"2016","journal-title":"IEEE Trans. Circuits and Syst. II: Exp. Briefs"},{"issue":"1","key":"10.1016\/j.mejo.2020.104703_bib7","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/JSSC.2015.2461592","article-title":"A\u00a00.6 V, 1.5 GHz 84 Mb SRAM in 14 nm Fin-FET CMOS technology with capacitive charge-sharing write assist circuitry","volume":"51","author":"Karl","year":"2016","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/j.mejo.2020.104703_bib8","first-page":"230","article-title":"A\u00a04.6GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated VMIN-enhancing assist circuitry","author":"Karl","year":"2012","journal-title":"in IEEE ISSCC Dig. Tech. Papers"},{"key":"10.1016\/j.mejo.2020.104703_bib9","first-page":"158","article-title":"A\u00a045nm 0.6V cross-point 8T SRAM with negative biased read\/write assist","author":"Yabuuchi","year":"2009","journal-title":"in Proc. IEEE Symp. VLSI Circuits"},{"key":"10.1016\/j.mejo.2020.104703_bib10","first-page":"328","article-title":"A\u00a065 nm 8T sub-Vt SRAM employing sense-amplifier redundancy","author":"Verma","year":"2007","journal-title":"In IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb."},{"issue":"3","key":"10.1016\/j.mejo.2020.104703_bib11","doi-asserted-by":"crossref","first-page":"680","DOI":"10.1109\/JSSC.2006.891726","article-title":"A\u00a0256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation","volume":"42","author":"Calhoun","year":"2007","journal-title":"IEEE J. Solid State Circuits"},{"issue":"2","key":"10.1016\/j.mejo.2020.104703_bib12","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1109\/TVLSI.2010.2100834","article-title":"Ultralow-voltage process-variation-tolerant Schmitt-Trigger-based SRAM design","volume":"20","author":"Kulkarni","year":"2012","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"3","key":"10.1016\/j.mejo.2020.104703_bib13","doi-asserted-by":"crossref","first-page":"680","DOI":"10.1109\/JSSC.2006.891726","article-title":"A\u00a0256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation","volume":"42","author":"Calhoun","year":"2007","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/j.mejo.2020.104703_bib14","series-title":"Digital Integrated Circuits: A Design Perspective","author":"Rabaey","year":"2002"},{"issue":"10","key":"10.1016\/j.mejo.2020.104703_bib15","doi-asserted-by":"crossref","first-page":"2303","DOI":"10.1109\/JSSC.2007.897148","article-title":"A\u00a0160 mV robust Schmitt trigger based subthreshold SRAM","volume":"42","author":"Kulkarni","year":"2007","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/j.mejo.2020.104703_bib16","first-page":"108","article-title":"Process variation tolerant SRAM array for ultra low voltage applications","author":"Kulkarni","year":"2008","journal-title":"in Proc. Design Autom. Conf., Jun."},{"issue":"11","key":"10.1016\/j.mejo.2020.104703_bib17","doi-asserted-by":"crossref","first-page":"2120","DOI":"10.1109\/TVLSI.2010.2071890","article-title":"Minimum supply voltage and yield estimation for large SRAMs under parametric variations","volume":"19","author":"Wang","year":"2011","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"4","key":"10.1016\/j.mejo.2020.104703_bib18","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1109\/TCSII.2011.2124531","article-title":"Reexamination of SRAM cell write margin definitions in view of predicting the distribution","volume":"58","author":"Makino","year":"2011","journal-title":"IEEE Trans. Circuits and Syst. II: Exp. Briefs"},{"key":"10.1016\/j.mejo.2020.104703_bib19","first-page":"97","article-title":"A\u00a0new combined methodology for write-margin extraction of advanced SRAM","author":"Gierczynski","year":"2007","journal-title":"in Proc. IEEE Int. Conf. Microelectron. Test Struct."},{"issue":"6","key":"10.1016\/j.mejo.2020.104703_bib20","doi-asserted-by":"crossref","first-page":"803","DOI":"10.1109\/JSSC.1983.1052035","article-title":"Worst-case static noise margin criteria for logic circuits and their mathematical equivalence","author":"Lohstroh","year":"1983","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/j.mejo.2020.104703_bib21","series-title":"Robust SRAM Designs and Analysis","author":"Singh","year":"2012"},{"key":"10.1016\/j.mejo.2020.104703_bib22","doi-asserted-by":"crossref","first-page":"129","DOI":"10.1145\/1393921.1393954","article-title":"Analyzing static and dynamic write margin for nanometer SRAMs","author":"Wang","year":"2008","journal-title":"in Proc. ISLPED"},{"issue":"12","key":"10.1016\/j.mejo.2020.104703_bib23","doi-asserted-by":"crossref","first-page":"3386","DOI":"10.1109\/TCSI.2014.2327334","article-title":"Statistical analysis of read static noise margin for near\/sub-threshold SRAM cell","volume":"61","author":"Saeidi","year":"2014","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"key":"10.1016\/j.mejo.2020.104703_bib24","doi-asserted-by":"crossref","first-page":"523","DOI":"10.1109\/4.210039","article-title":"A\u00a0current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture","volume":"28","author":"Kobayashi","year":"1993","journal-title":"IEEE J. Solid State Circuits"},{"key":"10.1016\/j.mejo.2020.104703_bib25","series-title":"A\u00a05.3GHz 8T-SRAM with operation down to 0.41 V in 65 nm CMOS,\u201d in Symp","first-page":"252","author":"Chang","year":"2007"},{"key":"10.1016\/j.mejo.2020.104703_bib26","first-page":"57","article-title":"Statistical analysis of SRAM cell stability","author":"Agarwal","year":"2006","journal-title":"in Proc. Design Autom. Comf."},{"issue":"11","key":"10.1016\/j.mejo.2020.104703_bib27","doi-asserted-by":"crossref","first-page":"1738","DOI":"10.1109\/4.962296","article-title":"Universal-Vdd 0.65-2.0 V 32 kB cache using voltage-adapted timing-generation scheme and a lithographical-symmetric cell","volume":"36","author":"Osada","year":"2001","journal-title":"IEEE J. Solid State Circuits"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269219309115?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S0026269219309115?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2020,3,4]],"date-time":"2020-03-04T04:03:36Z","timestamp":1583294616000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S0026269219309115"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":27,"alternative-id":["S0026269219309115"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2020.104703","relation":{},"ISSN":["0026-2692"],"issn-type":[{"value":"0026-2692","type":"print"}],"subject":[],"published":{"date-parts":[[2020,3]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A low power subthreshold Schmitt Trigger based 12T SRAM bit cell with process-variation-tolerant write-ability","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2020.104703","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2020 Elsevier Ltd. All rights reserved.","name":"copyright","label":"Copyright"}],"article-number":"104703"}}