{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T17:54:31Z","timestamp":1764352471902,"version":"3.46.0"},"reference-count":25,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T00:00:00Z","timestamp":1764547200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100012335","name":"National Defense Basic Scientific Research Program of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100012335","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2025,12]]},"DOI":"10.1016\/j.mejo.2025.106917","type":"journal-article","created":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T00:00:56Z","timestamp":1760140856000},"page":"106917","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Compact fully-unrolled architectures for AES based on merging and combining of linear operations"],"prefix":"10.1016","volume":"166","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0167-6374","authenticated-orcid":false,"given":"Xiaoqiang","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Zhiwei","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Yingjie","family":"Ma","sequence":"additional","affiliation":[]},{"given":"Tianming","family":"Ni","sequence":"additional","affiliation":[]},{"given":"Xinnan","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Xinxing","family":"Zheng","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"unstructured":"Advanced Encryption Standard (AES), FIPS Publication 197, National Institute of Standards and Technology (NIST), https:\/\/csrc.nist.gov\/publications\/fips\/fips197\/fips-197.pdf, Nov. 2001.","key":"10.1016\/j.mejo.2025.106917_bib1"},{"issue":"4","key":"10.1016\/j.mejo.2025.106917_bib2","first-page":"612","article-title":"Implementation of high-speed AES based on FPGA and improvement of MixColumn","volume":"47","author":"Shen","year":"2025","journal-title":"Computer Engineering & Science"},{"issue":"4","key":"10.1016\/j.mejo.2025.106917_bib3","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MCAS.2002.1173133","article-title":"Implementation approaches for the advanced encryption standard algorithm","volume":"2","author":"Zhang","year":"2002","journal-title":"IEEE Circ. Syst. Mag."},{"issue":"6","key":"10.1016\/j.mejo.2025.106917_bib4","doi-asserted-by":"crossref","first-page":"471","DOI":"10.1049\/iet-cds.2010.0435","article-title":"Composite field GF(((22)2)2) advanced Encryption Standard (AES) S-box with algebraic normal form representation in the subfield inversion","volume":"5","author":"Wong","year":"2011","journal-title":"IET Circuits, Devices Syst."},{"issue":"4","key":"10.1016\/j.mejo.2025.106917_bib5","doi-asserted-by":"crossref","first-page":"652","DOI":"10.1016\/S1004-4132(08)60134-6","article-title":"Energy-efficient and security-optimized AES hardware design for ubiquitous computing","volume":"19","author":"Chen","year":"2008","journal-title":"J. Syst. Eng. Electron."},{"issue":"4","key":"10.1016\/j.mejo.2025.106917_bib6","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TC.2006.49","article-title":"Area-throughput trade-offs for fully pipelined 30 to 70 Gbits\/s AES processor","volume":"55","author":"Hodjat","year":"2006","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.mejo.2025.106917_bib7","series-title":"Proceedings of IEEE International Symposium on Information Theory, Ulm, Germany","first-page":"250","article-title":"Optimized arithmetic for Reed-Solomon encoders","author":"Paar","year":"1997"},{"key":"10.1016\/j.mejo.2025.106917_bib8","series-title":"7th International Workshop on Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","first-page":"441","article-title":"A very compact S-Box for AES","author":"Canright","year":"2005"},{"issue":"5","key":"10.1016\/j.mejo.2025.106917_bib9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1142\/S0218126616500377","article-title":"Optimization of area and delay for implementation of the composite field advanced encryption Standard S-Box","volume":"25","author":"Zhang","year":"2016","journal-title":"J. Circ. Syst. Comput."},{"issue":"3","key":"10.1016\/j.mejo.2025.106917_bib10","first-page":"615","article-title":"Memory-free low-cost designs of advanced encryption standard using common subexpression elimination for subfunctions in transformations","volume":"53","author":"Hsiao","year":"2006","journal-title":"IEEE Trans. Circ. Syst. I"},{"issue":"3","key":"10.1016\/j.mejo.2025.106917_bib11","doi-asserted-by":"crossref","first-page":"67","DOI":"10.1109\/LES.2010.2052401","article-title":"High-Speed AES encryptor with efficient merging techniques","volume":"2","author":"Hammad","year":"2010","journal-title":"IEEE Embedded Systems Letters"},{"issue":"4","key":"10.1016\/j.mejo.2025.106917_bib12","doi-asserted-by":"crossref","first-page":"534","DOI":"10.1109\/TC.2019.2957355","article-title":"High Throughput\/Gate AES hardware architectures based on datapath compression","volume":"69","author":"Ueno","year":"2020","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"10.1016\/j.mejo.2025.106917_bib13","doi-asserted-by":"crossref","first-page":"1765","DOI":"10.1007\/s00034-012-9395-0","article-title":"Efficient implementations for AES encryption and decryption","volume":"31","author":"Rachh","year":"2012","journal-title":"Circ. Syst. Signal Process."},{"key":"10.1016\/j.mejo.2025.106917_bib14","series-title":"Proceedings of IEEE Computer Society Annual Symposium on VLSI","first-page":"1","article-title":"An efficient area-delay product design for MixColumns\/InvMixColumns in AES","author":"Li","year":"2008"},{"issue":"8","key":"10.1016\/j.mejo.2025.106917_bib15","doi-asserted-by":"crossref","first-page":"989","DOI":"10.1109\/TVLSI.2005.853606","article-title":"InvMixColumn decomposition and multilevel resource sharing in AES implementations","volume":"13","author":"Fischer","year":"2005","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"22","key":"10.1016\/j.mejo.2025.106917_bib16","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1587\/elex.11.20140934","article-title":"An optimized delay-aware common subexpression elimination algorithm for hardware implementation of binary-field linear transform","volume":"11","author":"Zhang","year":"2014","journal-title":"IEICE Electron. Express"},{"issue":"19","key":"10.1016\/j.mejo.2025.106917_bib17","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1587\/elex.13.20160729","article-title":"Low-delay parallel Chien search architecture for RS decoder","volume":"13","author":"Zhang","year":"2016","journal-title":"IEICE Electron. Express"},{"issue":"1","key":"10.1016\/j.mejo.2025.106917_bib18","doi-asserted-by":"crossref","first-page":"1470","DOI":"10.1109\/TC.2007.70741","article-title":"A novel Architecture for Galois Fields GF(2m) multipliers based on mastrovito scheme","volume":"56","author":"Petra","year":"2007","journal-title":"IEEE Trans. Comput."},{"issue":"9","key":"10.1016\/j.mejo.2025.106917_bib19","doi-asserted-by":"crossref","first-page":"957","DOI":"10.1109\/TVLSI.2004.832943","article-title":"High-Speed VLSI architectures for the AES Algorithm","volume":"12","author":"Zhang","year":"2004","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"1","key":"10.1016\/j.mejo.2025.106917_bib20","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1049\/iet-ifs.2012.0319","article-title":"Review of gate-level differential power analysis and fault analysis countermeasures","volume":"8","author":"Marzouqi","year":"2014","journal-title":"IET Inf. Secur."},{"issue":"12","key":"10.1016\/j.mejo.2025.106917_bib21","doi-asserted-by":"crossref","first-page":"2295","DOI":"10.1109\/TVLSI.2012.2231707","article-title":"Hardware designer's guide to fault attacks","volume":"12","author":"Karaklaji\u0107","year":"2013","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"10.1016\/j.mejo.2025.106917_bib22","series-title":"12th International Workshop on Proceedings of Cryptographic Hardware and Embedded Systems \u2013 CHES 2010","first-page":"234","article-title":"Mixed bases for efficient inversion in F((22)2)2 and conversion matrices of SubBytes of AES","author":"Nogami","year":"2010"},{"key":"10.1016\/j.mejo.2025.106917_bib23","series-title":"17th International Workshop on Cryptographic Hardware and Embedded Systems \u2013 CHES 2015, Saint-Malo, France","first-page":"63","article-title":"Highly efficient GF(28) inversion circuit based on redundant GF arithmetic and its application to AES design","author":"Ueno","year":"2015"},{"issue":"7","key":"10.1016\/j.mejo.2025.106917_bib24","doi-asserted-by":"crossref","DOI":"10.1587\/elex.17.20200035","article-title":"A low critical path delay structure for composite field AES S-Box based on constant matrices multiplication merging","volume":"17","author":"Zhang","year":"2020","journal-title":"IEICE Electron. Express"},{"issue":"5","key":"10.1016\/j.mejo.2025.106917_bib25","first-page":"140","article-title":"Efficient implementation scheme of SM4 algorithm based on FPGA","volume":"45","author":"Zhang","year":"2024","journal-title":"J. Commun."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239125003662?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239125003662?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T17:50:13Z","timestamp":1764352213000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239125003662"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12]]},"references-count":25,"alternative-id":["S1879239125003662"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2025.106917","relation":{},"ISSN":["1879-2391"],"issn-type":[{"type":"print","value":"1879-2391"}],"subject":[],"published":{"date-parts":[[2025,12]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Compact fully-unrolled architectures for AES based on merging and combining of linear operations","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2025.106917","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2025 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"106917"}}