{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T03:03:49Z","timestamp":1769915029776,"version":"3.49.0"},"reference-count":36,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T00:00:00Z","timestamp":1772323200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92473208"],"award-info":[{"award-number":["92473208"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,3]]},"DOI":"10.1016\/j.mejo.2026.107057","type":"journal-article","created":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T14:21:40Z","timestamp":1768314100000},"page":"107057","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["CFD: A Chiplet Function Decomposition method for edge computing tasks"],"prefix":"10.1016","volume":"169","author":[{"given":"Guiling","family":"Sun","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0002-1503-410X","authenticated-orcid":false,"given":"Yunlong","family":"Kong","sequence":"additional","affiliation":[]},{"given":"Haicheng","family":"Zhang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0003-0352-8257","authenticated-orcid":false,"given":"Bowen","family":"Zheng","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/j.mejo.2026.107057_b1","doi-asserted-by":"crossref","DOI":"10.3390\/mi13020205","article-title":"Architecture of computing system based on chiplet","volume":"13","author":"Shan","year":"2022","journal-title":"Micromachines"},{"key":"10.1016\/j.mejo.2026.107057_b2","series-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","first-page":"14","article-title":"Simba: Scaling deep-learning inference with multi-chip-module-based architecture","author":"Shao","year":"2019"},{"issue":"1","key":"10.1016\/j.mejo.2026.107057_b3","doi-asserted-by":"crossref","first-page":"18","DOI":"10.23919\/ICS.2024.3451428","article-title":"The decomposition and combination paradigms of chiplet-based integrated chips","volume":"1","author":"Li","year":"2024","journal-title":"Integr. Circuits Syst."},{"issue":"4","key":"10.1016\/j.mejo.2026.107057_b4","doi-asserted-by":"crossref","first-page":"903","DOI":"10.1109\/TVLSI.2025.3529699","article-title":"A chiplet platform for intelligent radar\/sonar leveraging domain-specific reusable active interposer","volume":"33","author":"Liu","year":"2025","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"6","key":"10.1016\/j.mejo.2026.107057_b5","doi-asserted-by":"crossref","first-page":"1431","DOI":"10.1016\/j.fmre.2023.10.020","article-title":"The big chip: Challenge, model and architecture","volume":"4","author":"Han","year":"2024","journal-title":"Fundam. Res."},{"issue":"4","key":"10.1016\/j.mejo.2026.107057_b6","doi-asserted-by":"crossref","first-page":"1062","DOI":"10.1109\/TVLSI.2020.2968904","article-title":"Design space exploration for chiplet-assembly-based processors","volume":"28","author":"Pal","year":"2020","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"5","key":"10.1016\/j.mejo.2026.107057_b7","doi-asserted-by":"crossref","first-page":"637","DOI":"10.1109\/JIOT.2016.2579198","article-title":"Edge computing: Vision and challenges","volume":"3","author":"Shi","year":"2016","journal-title":"IEEE Internet Things J."},{"issue":"1","key":"10.1016\/j.mejo.2026.107057_b8","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1109\/MC.2017.9","article-title":"The emergence of edge computing","volume":"50","author":"Satyanarayanan","year":"2017","journal-title":"Computer"},{"key":"10.1016\/j.mejo.2026.107057_b9","series-title":"2024 29th Asia and South Pacific Design Automation Conference","first-page":"765","article-title":"Challenges and opportunities to enable large-scale computing via heterogeneous chiplets","author":"Yang","year":"2024"},{"key":"10.1016\/j.mejo.2026.107057_b10","series-title":"CATCH: a cost analysis tool for co-optimization of chiplet-based heterogeneous systems","author":"Graening","year":"2025"},{"issue":"12","key":"10.1016\/j.mejo.2026.107057_b11","doi-asserted-by":"crossref","first-page":"2047","DOI":"10.1109\/TCPMT.2020.3033136","article-title":"Design flow for active interposer-based 2.5-D ICs and study of RISC-V architecture with secure NoC","volume":"10","author":"Park","year":"2020","journal-title":"IEEE Trans. Compon. Packag. Manuf. Technol."},{"issue":"3","key":"10.1016\/j.mejo.2026.107057_b12","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1145\/2024723.2000108","article-title":"Dark silicon and the end of multicore scaling","volume":"39","author":"Esmaeilzadeh","year":"2011","journal-title":"SIGARCH Comput. Arch. News"},{"issue":"4","key":"10.1016\/j.mejo.2026.107057_b13","doi-asserted-by":"crossref","DOI":"10.3390\/electronics9040670","article-title":"Chiplet heterogeneous integration technology\u2014Status and challenges","volume":"9","author":"Li","year":"2020","journal-title":"Electronics"},{"key":"10.1016\/j.mejo.2026.107057_b14","doi-asserted-by":"crossref","unstructured":"J. Sundaram, S. Gopal, T.P. Thomas, E. Burton, E. Ramirez, A Reconfigurable Asynchronous SERDES for Heterogenous Chiplet Interconnects, in: 2021 22nd International Symposium on Quality Electronic Design, ISQED, 2021, pp. 542\u2013546.","DOI":"10.1109\/ISQED51717.2021.9424296"},{"key":"10.1016\/j.mejo.2026.107057_b15","doi-asserted-by":"crossref","unstructured":"D. Stow, Y. Xie, T. Siddiqua, G.H. Loh, Cost-effective design of scalable high-performance systems using active and passive interposers, in: 2017 IEEE\/ACM International Conference on Computer-Aided Design, ICCAD, 2017, pp. 728\u2013735.","DOI":"10.1109\/ICCAD.2017.8203849"},{"key":"10.1016\/j.mejo.2026.107057_b16","series-title":"ICML","first-page":"421","article-title":"Machine learning by function decomposition","author":"Zupan","year":"1997"},{"key":"10.1016\/j.mejo.2026.107057_b17","series-title":"International Conference on Parallel Processing and Applied Mathematics","first-page":"249","article-title":"Shisha: Online scheduling of CNN pipelines on heterogeneous architectures","author":"Soomro","year":"2022"},{"key":"10.1016\/j.mejo.2026.107057_b18","doi-asserted-by":"crossref","unstructured":"F. Li, Y. Wang, Y. Wang, M. Wang, Y. Han, H. Li, X. Li, Chipletizer: Repartitioning SoCs for Cost-Effective Chiplet Integration, in: 2024 29th Asia and South Pacific Design Automation Conference, ASP-DAC, 2024, pp. 58\u201364.","DOI":"10.1109\/ASP-DAC58780.2024.10473888"},{"key":"10.1016\/j.mejo.2026.107057_b19","series-title":"Inter-layer scheduling space exploration for multi-model inference on heterogeneous chiplets","author":"Odema","year":"2023"},{"key":"10.1016\/j.mejo.2026.107057_b20","doi-asserted-by":"crossref","unstructured":"A. Mastroianni, B. Kerr, J. Nasrullah, K. Cameron, H.J. Wong, D. Ratchkov, J. Reynick, Proposed Standardization of Heterogenous Integrated Chiplet Models, in: 2021 IEEE International 3D Systems Integration Conference, 3DIC, 2021, pp. 1\u20138.","DOI":"10.1109\/3DIC52383.2021.9687611"},{"issue":"2","key":"10.1016\/j.mejo.2026.107057_b21","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/LCA.2025.3580562","article-title":"Stardust: Scalable and transferable workload mapping for large AI on multi-chiplet systems","volume":"24","author":"Zou","year":"2025","journal-title":"IEEE Comput. Archit. Lett."},{"issue":"10","key":"10.1016\/j.mejo.2026.107057_b22","doi-asserted-by":"crossref","first-page":"1862","DOI":"10.1109\/TCPMT.2024.3449330","article-title":"GNN-SP: Fast S-parameter estimation of chiplet interconnect via graph neural network","volume":"14","author":"Liu","year":"2024","journal-title":"IEEE Trans. Compon. Packag. Manuf. Technol."},{"key":"10.1016\/j.mejo.2026.107057_b23","doi-asserted-by":"crossref","unstructured":"Z. Deng, Y. Duan, L. Shao, X. Zhu, Chiplet Placement Order Exploration based on Learning to Rank with Graph Representation, in: 2024 2nd International Symposium of Electronics Design Automation, ISEDA, 2024, pp. 605\u2013610.","DOI":"10.1109\/ISEDA62518.2024.10617740"},{"issue":"3","key":"10.1016\/j.mejo.2026.107057_b24","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3662001","article-title":"NC-library: Expanding systemc capabilities for nested reconfigurable hardware modelling","volume":"17","author":"Haase","year":"2024","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"10.1016\/j.mejo.2026.107057_b25","series-title":"Rhea: a framework for fast design and validation of RTL cache-coherent memory subsystems","author":"Zoni","year":"2025"},{"key":"10.1016\/j.mejo.2026.107057_b26","series-title":"2024 USENIX Annual Technical Conference","first-page":"731","article-title":"Evaluating chiplet-based Large-Scale interconnection networks via Cycle-Accurate Packet-Parallel simulation","author":"Feng","year":"2024"},{"key":"10.1016\/j.mejo.2026.107057_b27","series-title":"Proceedings of the 59th ACM\/IEEE Design Automation Conference","first-page":"121","article-title":"Chiplet actuary: a quantitative cost model and multi-chiplet architecture exploration","author":"Feng","year":"2022"},{"key":"10.1016\/j.mejo.2026.107057_b28","doi-asserted-by":"crossref","unstructured":"X. Hao, Z. Ding, J. Yin, Y. Wang, Y. Liang, Monad: Towards Cost-Effective Specialization for Chiplet-Based Spatial Accelerators, in: 2023 IEEE\/ACM International Conference on Computer Aided Design, ICCAD, 2023, pp. 1\u20139.","DOI":"10.1109\/ICCAD57390.2023.10323880"},{"key":"10.1016\/j.mejo.2026.107057_b29","series-title":"ChipletPart: Cost-aware partitioning for 2.5d systems","author":"Graening","year":"2025"},{"issue":"5","key":"10.1016\/j.mejo.2026.107057_b30","doi-asserted-by":"crossref","first-page":"1532","DOI":"10.1109\/TCAD.2022.3198246","article-title":"A high-throughput full-dataflow MobileNetv2 accelerator on edge FPGA","volume":"42","author":"Jiang","year":"2022","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.mejo.2026.107057_b31","doi-asserted-by":"crossref","unstructured":"J. Cong, P. Wei, C.H. Yu, P. Zhang, Automated accelerator generation and optimization with composable, parallel and pipeline architecture, in: Proceedings of the 55th Annual Design Automation Conference, 2018, pp. 1\u20136.","DOI":"10.1145\/3195970.3195999"},{"key":"10.1016\/j.mejo.2026.107057_b32","series-title":"Dataflow & tiling strategies in edge-AI FPGA accelerators: A comprehensive literature review","author":"Li","year":"2025"},{"issue":"1140","key":"10.1016\/j.mejo.2026.107057_b33","doi-asserted-by":"crossref","first-page":"269","DOI":"10.1098\/rspb.1978.0020","article-title":"Representation and recognition of the spatial organization of three-dimensional shapes","volume":"200","author":"Marr","year":"1978","journal-title":"Proc. R. Soc. Lond. Ser. B"},{"issue":"1","key":"10.1016\/j.mejo.2026.107057_b34","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/321921.321925","article-title":"An algorithm for subgraph isomorphism","volume":"23","author":"Ullmann","year":"1976","journal-title":"J. ACM"},{"issue":"10","key":"10.1016\/j.mejo.2026.107057_b35","doi-asserted-by":"crossref","first-page":"1367","DOI":"10.1109\/TPAMI.2004.75","article-title":"A (sub) graph isomorphism algorithm for matching large graphs","volume":"26","author":"Cordella","year":"2004","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"issue":"6","key":"10.1016\/j.mejo.2026.107057_b36","doi-asserted-by":"crossref","first-page":"1638","DOI":"10.1109\/TCAD.2023.3347302","article-title":"Floorplet: Performance-aware floorplan framework for chiplet integration","volume":"43","author":"Chen","year":"2023","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126000135?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126000135?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T21:33:13Z","timestamp":1769808793000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126000135"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,3]]},"references-count":36,"alternative-id":["S1879239126000135"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107057","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,3]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"CFD: A Chiplet Function Decomposition method for edge computing tasks","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107057","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107057"}}