{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T08:14:40Z","timestamp":1778832880736,"version":"3.51.4"},"reference-count":26,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100005374","name":"Nanjing University of Posts and Telecommunications","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100005374","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62304007"],"award-info":[{"award-number":["62304007"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.mejo.2026.107140","type":"journal-article","created":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T03:53:25Z","timestamp":1772855605000},"page":"107140","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A highly robust shallow snapback dual direction SCR for industry-level RS485 on-chip ESD protection"],"prefix":"10.1016","volume":"173","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-3850-0390","authenticated-orcid":false,"given":"Yang","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qifeng","family":"Fu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yaxin","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zihan","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zixuan","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhikuang","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"4","key":"10.1016\/j.mejo.2026.107140_bib1","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/MSSC.2023.3298872","article-title":"Evolution of ESD Robust IC design: how ESD design and ESD control have changed our industry","volume":"15","author":"Concannon","year":"2023","journal-title":"IEEE Solid-State Circuits Magazine"},{"issue":"6","key":"10.1016\/j.mejo.2026.107140_bib2","doi-asserted-by":"crossref","first-page":"2783","DOI":"10.1109\/TED.2025.3558487","article-title":"Layout optimization of dual-directional SCR for holding voltage equilibrium in ESD applications","volume":"72","author":"Du","year":"2025","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107140_bib3","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2024.106348","article-title":"The synergistic design of 5 V ESD protection applications using two holding voltage improving methods","volume":"151","author":"Ji","year":"2024","journal-title":"Microelectron. J."},{"issue":"4","key":"10.1016\/j.mejo.2026.107140_bib4","doi-asserted-by":"crossref","first-page":"632","DOI":"10.1109\/LED.2025.3542844","article-title":"Low capacitance and fast response SCR for high-speed I\/O ESD protections","volume":"46","author":"Chen","year":"2025","journal-title":"IEEE Electron Device Lett."},{"issue":"10","key":"10.1016\/j.mejo.2026.107140_bib5","doi-asserted-by":"crossref","first-page":"1311","DOI":"10.1109\/LED.2016.2598063","article-title":"A new high holding voltage dual-direction SCR with optimized segmented topology","volume":"37","author":"Huang","year":"2016","journal-title":"IEEE Electron Device Lett."},{"key":"10.1016\/j.mejo.2026.107140_bib6","series-title":"2018 40th Electrical Overstress\/Electrostatic Discharge Symposium","first-page":"1","article-title":"Modelling transient voltage overshoot of a forward biased pn-junction diode with intrinsic doped region","author":"Holland","year":"2018"},{"issue":"3","key":"10.1016\/j.mejo.2026.107140_bib7","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1109\/LED.2018.2795253","article-title":"Bidirectional ESD protection device using PNP with pMOS-Controlled nwell bias","volume":"39","author":"Lai","year":"2018","journal-title":"IEEE Electron Device Lett."},{"key":"10.1016\/j.mejo.2026.107140_bib8","series-title":"2022 International Conference on Electronics, Information, and Communication (ICEIC)","first-page":"1","article-title":"Study on ESD protection device based on 4H-SiC GGNMOS with improved snapback characteristics","author":"Joung","year":"2022"},{"issue":"5","key":"10.1016\/j.mejo.2026.107140_bib9","doi-asserted-by":"crossref","first-page":"4669","DOI":"10.1109\/TPEL.2019.2944073","article-title":"Design and optimization of high-failure-current dual-direction SCR for industrial-level ESD protection","volume":"35","author":"Wang","year":"2020","journal-title":"IEEE Trans. Power Electron."},{"key":"10.1016\/j.mejo.2026.107140_bib10","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2025.106625","article-title":"A novel NMOSFET-embedded high holding voltage SCR for 5-V applications","volume":"159","author":"Wang","year":"2025","journal-title":"Microelectron. J."},{"issue":"1","key":"10.1016\/j.mejo.2026.107140_bib11","doi-asserted-by":"crossref","first-page":"96","DOI":"10.3390\/mi15010096","article-title":"A novel DTSCR structure with high holding voltage and enhanced current discharge capability for 28 nm CMOS technology ESD protection","volume":"15","author":"Han","year":"2024","journal-title":"Micromachines"},{"key":"10.1016\/j.mejo.2026.107140_bib12","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2024.106512","article-title":"Design and implementation of a floating Pwell MTSCR for low-voltage ESD protection","volume":"156","author":"Zhou","year":"2025","journal-title":"Microelectron. J."},{"issue":"8","key":"10.1016\/j.mejo.2026.107140_bib13","doi-asserted-by":"crossref","first-page":"4036","DOI":"10.1109\/TED.2023.3284416","article-title":"A novel dual-direction SCR embedded with segmental and cross-bridge topology for high-voltage ESD protection","volume":"70","author":"Liang","year":"2023","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"10","key":"10.1016\/j.mejo.2026.107140_bib14","doi-asserted-by":"crossref","first-page":"4200","DOI":"10.1109\/TED.2017.2736511","article-title":"Investigation of double-snapback characteristic in resistor-triggered SCRs stacking structure","volume":"64","author":"Yen","year":"2017","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107140_bib15","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2024.106246","article-title":"Design of a LVTSCR triggered SCR device for low voltage ESD protection","volume":"149","author":"Liu","year":"2024","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107140_bib16","article-title":"Research on the ESD characteristics of symmetric DDSCR inserted with different floating heavy dopants","volume":"165","author":"Liu","year":"2025","journal-title":"Microelectron. J."},{"issue":"10","key":"10.1016\/j.mejo.2026.107140_bib17","doi-asserted-by":"crossref","first-page":"1673","DOI":"10.1109\/LED.2025.3598828","article-title":"Novel high-holding-voltage shunt-triggered SCR for robust ESD protection","volume":"46","author":"Qi","year":"2025","journal-title":"IEEE Electron Device Lett."},{"issue":"9","key":"10.1016\/j.mejo.2026.107140_bib18","doi-asserted-by":"crossref","first-page":"4509","DOI":"10.1109\/TED.2023.3294351","article-title":"Design of dual-directional SCR structure with high holding voltage and low dynamic resistance for high voltage ESD protection","volume":"70","author":"Do","year":"2023","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107140_bib19","series-title":"2024 4th International Conference on Electronic Information Engineering and Computer Communication (EIECC)","first-page":"170","article-title":"Design and optimization of a novel LVTSCR triggered SCR device for 5-V applications","author":"Nie","year":"2024"},{"key":"10.1016\/j.mejo.2026.107140_bib20","series-title":"2022 10th International Symposium on Next-Generation Electronics (ISNE)","first-page":"1","article-title":"Low trigger-voltage design of SCR structure with power-rail ESD clamp circuit network for On-Chip ESD protection","author":"Yu","year":"2023"},{"key":"10.1016\/j.mejo.2026.107140_bib21","series-title":"2024 4th International Conference on Electronic Information Engineering and Computer Communication (EIECC)","first-page":"405","article-title":"Design of a gate-diode LVTSCR with high holding voltage and robustness","author":"Chen","year":"2024"},{"issue":"2","key":"10.1016\/j.mejo.2026.107140_bib22","doi-asserted-by":"crossref","first-page":"798","DOI":"10.1109\/TED.2017.2785121","article-title":"Comparison between high-holding-voltage SCR and stacked low-voltage devices for ESD protection in high-voltage applications","volume":"65","author":"Dai","year":"2018","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"2","key":"10.1016\/j.mejo.2026.107140_bib23","doi-asserted-by":"crossref","first-page":"116","DOI":"10.23919\/CJEE.2024.000061","article-title":"Design and manufacture of dual-gate DDSCR with high failure Current and holding voltage","volume":"10","author":"Bao","year":"2024","journal-title":"Chinese Journal of Electrical Engineering"},{"key":"10.1016\/j.mejo.2026.107140_bib24","doi-asserted-by":"crossref","DOI":"10.1016\/j.sse.2023.108762","article-title":"A novel robust SCR with high holding voltage for on-chip ESD protection of industry-level bus","volume":"208","author":"Liu","year":"2023","journal-title":"Solid State Electron."},{"issue":"1","key":"10.1016\/j.mejo.2026.107140_bib25","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1016\/0038-1101(67)90111-6","article-title":"Calculation of avalanche breakdown of silicon P-N junctions","volume":"10","author":"Fulop","year":"1967","journal-title":"Solid State Electron."},{"key":"10.1016\/j.mejo.2026.107140_bib26","series-title":"ESD in Silicon Integrated Circuits","author":"Amerasekera","year":"2002"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126000962?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126000962?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T08:02:50Z","timestamp":1778832170000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126000962"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":26,"alternative-id":["S1879239126000962"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107140","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A highly robust shallow snapback dual direction SCR for industry-level RS485 on-chip ESD protection","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107140","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107140"}}