{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T08:14:45Z","timestamp":1778832885537,"version":"3.51.4"},"reference-count":26,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100004835","name":"Zhejiang University","doi-asserted-by":"publisher","award":["2024SJCZX0030"],"award-info":[{"award-number":["2024SJCZX0030"]}],"id":[{"id":"10.13039\/501100004835","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.mejo.2026.107148","type":"journal-article","created":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T16:37:28Z","timestamp":1772728648000},"page":"107148","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["High-performance stepped-field-plate LDMOS in BCD technology with robust process window"],"prefix":"10.1016","volume":"173","author":[{"given":"Yiyang","family":"Yao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shuang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"You","family":"Ke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dawei","family":"Gao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongyu","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2912-9388","authenticated-orcid":false,"given":"Dianyu","family":"Qi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107148_bib1","series-title":"26th IEEE International Symposium on Physical and Failure Analysis of Integrated Circuits (IPFA)","first-page":"401","article-title":"A new study of backend process on 0.18 \u03bcm BCD NLDMOS on-state BV characteristics","author":"Chen","year":"2019"},{"issue":"10","key":"10.1016\/j.mejo.2026.107148_bib2","doi-asserted-by":"crossref","first-page":"5028","DOI":"10.1109\/TED.2023.3307653","article-title":"Design of Bi-Directional ESD protection circuit with uni-directional ESD device in BCD technology","volume":"70","author":"Hsu","year":"2023","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107148_bib3","series-title":"Conference of Science and Technology for Integrated Circuits (CSTIC)","first-page":"1","article-title":"Substrate current improvement and investigation in low voltage power LDMOS with a novel design","author":"Xu","year":"2024"},{"key":"10.1016\/j.mejo.2026.107148_bib4","series-title":"34th IEEE International Symposium on Power Semiconductor Devices and Ics (ISPSD)","first-page":"29","article-title":"A 1.2 \u03bcW-132 mW, 92% peak efficiency, all-in-one power management IC for heterogeneous combining a single shared inductor","author":"Chandrarathna","year":"2022"},{"key":"10.1016\/j.mejo.2026.107148_bib5","doi-asserted-by":"crossref","DOI":"10.1016\/j.mee.2025.112377","article-title":"A review on structure and manufacturing optimization of LDMOS devices","volume":"300","author":"Song","year":"2025","journal-title":"Microelectron. Eng."},{"key":"10.1016\/j.mejo.2026.107148_bib6","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2025.106559","article-title":"Self-adaptive body bias tuning technique for enhancing Baliga's figure-of-merit (BFOM) in thin bulk silicon LDMOS","volume":"156","author":"Li","year":"2025","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107148_bib7","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2024.106210","article-title":"On the improved RF performance of step field plate LDMOS transistor","volume":"148","author":"Patel","year":"2024","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107148_bib8","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2023.105860","article-title":"Multi-dimensional accumulation gate LDMOS with ultra-low specific on-resistance","volume":"138","author":"Wu","year":"2023","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107148_bib9","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2022.105573","article-title":"A novel LDMOS with optimized electric field distribution to eliminate substrate assisted depletion effect","volume":"128","author":"Zhu","year":"2022","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107148_bib10","doi-asserted-by":"crossref","DOI":"10.1016\/j.sse.2021.108227","article-title":"A novel SOI-LDMOS with field plate auxiliary doping layer that has improved breakdown voltage","volume":"189","author":"Xiang","year":"2022","journal-title":"Solid State Electron."},{"issue":"10","key":"10.1016\/j.mejo.2026.107148_bib11","doi-asserted-by":"crossref","DOI":"10.1002\/mmce.22755","article-title":"Process and performance optimization of Triple-RESURF LDMOS with Trenched-gate","volume":"31","author":"Houadef","year":"2021","journal-title":"Int. J. RF Microw. Computer-Aided Eng."},{"key":"10.1016\/j.mejo.2026.107148_bib12","series-title":"2025 International Conference on Mechatronics, Robotics, and Artificial Intelligence (MRAI)","first-page":"537","article-title":"Ultra-low specific on-Resistance ldmos with both super junction and super field plate techniques","author":"Wang","year":"2025"},{"issue":"11","key":"10.1016\/j.mejo.2026.107148_bib13","doi-asserted-by":"crossref","first-page":"4990","DOI":"10.1109\/TED.2020.3019479","article-title":"Simulation study on the optimization and scaling behavior of LDMOS transistors for low-voltage power applications","volume":"67","author":"Saadat","year":"2020","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107148_bib14","doi-asserted-by":"crossref","first-page":"361","DOI":"10.1109\/JEDS.2022.3169702","article-title":"LDMOS drift region with field oxides: Figure-of-merit derivation and verification","volume":"10","author":"Saadat","year":"2022","journal-title":"IEEE J. Electron Devices Soc."},{"key":"10.1016\/j.mejo.2026.107148_bib15","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/JEDS.2023.3337341","article-title":"Design and simulation optimization of an ultra-low specific On-Resistance LDMOS device","volume":"12","author":"Yu","year":"2024","journal-title":"IEEE J. Electron Devices Soc."},{"key":"10.1016\/j.mejo.2026.107148_bib16","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1016\/j.mejo.2019.04.011","article-title":"Demonstration of improvement of specific on-resistance versus breakdown voltage tradeoff for low-voltage power LDMOS","volume":"88","author":"Xu","year":"2019","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107148_bib17","doi-asserted-by":"crossref","DOI":"10.1016\/j.sse.2021.108068","article-title":"Understanding the impact of split-gate LDMOS transistors: analysis of performance and hot-carrier-induced degradation","volume":"185","author":"Magnone","year":"2021","journal-title":"Solid State Electron."},{"issue":"1","key":"10.1016\/j.mejo.2026.107148_bib18","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1109\/TED.2019.2951131","article-title":"Reliability concerns on LDMOS with different Split-STI layout patterns","volume":"67","author":"Ye","year":"2020","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107148_bib19","series-title":"32nd International Symposium on Power Semiconductor Devices and Ics (ISPSD)","first-page":"427","article-title":"Investigation of the breakdown voltage degradation under hot-carrier injection in STI-based PchLDMOS transistors","author":"Kasai","year":"2020"},{"issue":"4","key":"10.1016\/j.mejo.2026.107148_bib20","doi-asserted-by":"crossref","first-page":"2315","DOI":"10.1109\/TED.2024.3370133","article-title":"Determining the performance limits of LDMOS with three common types of field oxides","volume":"71","author":"Chuang","year":"2024","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107148_bib21","series-title":"22nd International Symposium on Power Semiconductor Devices and Ics","first-page":"245","article-title":"A new 8 V-60 V rated low Vgs NLDMOS structure with enhanced specific on-Resistance","author":"Ko","year":"2010"},{"key":"10.1016\/j.mejo.2026.107148_bib22","series-title":"20th International Symposium on Power Semiconductor Devices and Ics","first-page":"64","article-title":"BD180 -: a new 0.18 \u03bcm BCD (Bipolar-CMOS-DMOS) technology from 7 V to 60 V","author":"Park","year":"2008"},{"key":"10.1016\/j.mejo.2026.107148_bib23","first-page":"217","article-title":"Advanced 0.13 \u03bcm smart power technology from 7 V to 70 V. 24th","author":"Chang","year":"2012","journal-title":"Internat. Symposi. Power. Semiconduct. Dev. ICs (ISPSD)"},{"key":"10.1016\/j.mejo.2026.107148_bib24","series-title":"19th International Symposium on Power Semiconductor Devices and Ics","first-page":"73","article-title":"BCD8 from 7 V to 70 V: a new 0.18 \u03bcm technology platform to address the evolution of applications towards smart power ICs with high logic contents","author":"Riccardi","year":"2007"},{"key":"10.1016\/j.mejo.2026.107148_bib25","series-title":"24th International Symposium on Power Semiconductor Devices and Ics (ISPSD)","first-page":"401","article-title":"0.18 \u03bcm BCD technology platform with best-in-class 6 V to 70 V power MOSFETs","author":"Chou","year":"2012"},{"issue":"000","key":"10.1016\/j.mejo.2026.107148_bib26","article-title":"Development of a 65 V low Ron, sp N-type LDMOS on 180 nm BCD platform","volume":"164","author":"Ding","year":"2025","journal-title":"Microelectron. J."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001049?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001049?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T08:01:53Z","timestamp":1778832113000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126001049"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":26,"alternative-id":["S1879239126001049"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107148","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"High-performance stepped-field-plate LDMOS in BCD technology with robust process window","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107148","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107148"}}