{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T08:14:33Z","timestamp":1778832873475,"version":"3.51.4"},"reference-count":37,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100013290","name":"National Key Research and Development Program of China Stem Cell and Translational Research","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100013290","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2024YFB4405204"],"award-info":[{"award-number":["2024YFB4405204"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.mejo.2026.107174","type":"journal-article","created":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T17:13:17Z","timestamp":1773681197000},"page":"107174","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Improved uniformity and performance of GAAFETs via full bottom dielectric isolation and quasi-self-aligned landing pads"],"prefix":"10.1016","volume":"173","author":[{"given":"Zhongrui","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiaxin","family":"Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhanfeng","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuzhe","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanyu","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haitao","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yadong","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhaohao","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renjie","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meihe","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yanyi","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mingzhu","family":"Yan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yingze","family":"Ren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongshan","family":"Xie","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yajuan","family":"Su","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jing","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linfei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hainan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junfeng","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0035-0652","authenticated-orcid":false,"given":"Qingzhu","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaxiang","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaolei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"7","key":"10.1016\/j.mejo.2026.107174_bib1","doi-asserted-by":"crossref","first-page":"3242","DOI":"10.1007\/s12598-024-02674-0","article-title":"Performance improvements in complementary metal oxide semiconductor devices and circuits based on fin field-effect transistors using 3-nm ferroelectric Hf0. 5Zr0. 5O2","volume":"43","author":"Zhang","year":"2024","journal-title":"Rare Met."},{"issue":"10","key":"10.1016\/j.mejo.2026.107174_bib2","doi-asserted-by":"crossref","DOI":"10.1149\/2162-8777\/ad8187","article-title":"Improved subthreshold characteristics of epi-silicon FinFET via fin surface passivation technologies","volume":"13","author":"Peng","year":"2024","journal-title":"ECS J. Solid State Sci. Technol."},{"key":"10.1016\/j.mejo.2026.107174_bib3","series-title":"FOI Finfet with Ultra-low Parasitic Resistance Enabled by Fully Metallic Source and Drain Formation on Isolated bulk-fin","first-page":"17.3.1","author":"Zhang","year":"2016"},{"key":"10.1016\/j.mejo.2026.107174_bib4","series-title":"2017 Symposium on VLSI Technology","first-page":"T230","article-title":"Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET","author":"Loubet","year":"2017"},{"issue":"44","key":"10.1016\/j.mejo.2026.107174_bib5","doi-asserted-by":"crossref","first-page":"38297","DOI":"10.1021\/acsnano.5c09735","article-title":"Extremely uniform growth integration of stacked silicon nanowire channels for high-performance transistors via an embedded-precursor-feeding strategy","volume":"19","author":"Liang","year":"2025","journal-title":"ACS Nano"},{"issue":"1","key":"10.1016\/j.mejo.2026.107174_bib6","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1109\/TED.2014.2371916","article-title":"Insight into gate-induced drain leakage in silicon nanowire transistors","volume":"62","author":"Fan","year":"2015","journal-title":"IEEE Trans. Electron. Dev."},{"issue":"7974","key":"10.1016\/j.mejo.2026.107174_bib7","doi-asserted-by":"crossref","first-page":"501","DOI":"10.1038\/s41586-023-06145-x","article-title":"The future transistors","volume":"620","author":"Cao","year":"2023","journal-title":"Nature"},{"issue":"12","key":"10.1016\/j.mejo.2026.107174_bib8","doi-asserted-by":"crossref","first-page":"6516","DOI":"10.1007\/s12598-024-02863-x","article-title":"Low-temperature atomic-level trimming on Ge interfused surface for gate-all-around Si nanosheets transistors","volume":"43","author":"Sang","year":"2024","journal-title":"Rare Met."},{"key":"10.1016\/j.mejo.2026.107174_bib9","series-title":"2018 IEEE International Electron Devices Meeting (IEDM)","first-page":"28.7.1","article-title":"3nm GAA technology featuring multi-bridge-channel FET for low power and high performance applications","author":"Bae","year":"2018"},{"key":"10.1016\/j.mejo.2026.107174_bib10","series-title":"2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","first-page":"1","article-title":"World's first GAA 3nm foundry platform technology (SF3) with novel Multi-Bridge-Channel-FET (MBCFETTM) process","author":"Jeong","year":"2023"},{"issue":"3","key":"10.1016\/j.mejo.2026.107174_bib11","doi-asserted-by":"crossref","first-page":"1776","DOI":"10.1109\/TED.2024.3358251","article-title":"Hybrid Integration of Gate-All-Around Stacked Si Nanosheet FET and Si\/SiGe Super-Lattice FinFET to Optimize 6T-SRAM for N3 Node and Beyond","volume":"71","author":"Zhang","year":"2024","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107174_bib12","article-title":"Performance improvement of gate-all-around (GAA) devices by optimized super-steep retrograde well","author":"Li","year":"2025","journal-title":"Microelectron. J."},{"issue":"3","key":"10.1016\/j.mejo.2026.107174_bib13","doi-asserted-by":"crossref","DOI":"10.1149\/2162-8777\/adbebc","article-title":"Performance improvements in GAA NSFET devices and circuits using a hybrid Dual-\u03ba spacer strategy at 3 nm node and beyond","volume":"14","author":"Zhang","year":"2025","journal-title":"ECS J. Solid State Sci. Technol."},{"issue":"6","key":"10.1016\/j.mejo.2026.107174_bib14","doi-asserted-by":"crossref","DOI":"10.1149\/2162-8777\/ad5106","article-title":"Stacked Si nanosheets gate-all-around transistors with silicon-on-nothing structure for suppressing parasitic effects and improving circuits' performance","volume":"13","author":"Li","year":"2024","journal-title":"ECS J. Solid State Sci. Technol."},{"key":"10.1016\/j.mejo.2026.107174_bib15","series-title":"2022 International Electron Devices Meeting (IEDM)","article-title":"Record 7 (N)+ 7 (P) Multiple V T s Demonstration on GAA Si Nanosheet n\/pFETs using WFM-Less Direct Interfacial La\/Al-Dipole Technique","author":"Yao","year":"2022"},{"key":"10.1016\/j.mejo.2026.107174_bib16","article-title":"Enhanced performance and gate-length scaling of gate-all-around devices and circuits with hourglass-shaped channels","author":"Zhang","year":"2025","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107174_bib17","series-title":"2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","first-page":"1","article-title":"Performance trade-offs in FinFET and gate-all-around device architectures for 7nm-node and beyond","author":"Kim","year":"2015"},{"issue":"3","key":"10.1016\/j.mejo.2026.107174_bib18","doi-asserted-by":"crossref","first-page":"646","DOI":"10.3390\/nano11030646","article-title":"Optimization of Structure and Electrical Characteristics for Four-Layer Vertically-Stacked Horizontal Gate-All-Around Si Nanosheets Devices","volume":"11","author":"Zhang","year":"2021","journal-title":"Nanomaterials"},{"issue":"3","key":"10.1016\/j.mejo.2026.107174_bib19","doi-asserted-by":"crossref","DOI":"10.1093\/nsr\/nwae008","article-title":"New structure transistors for advanced technology node CMOS ICs","volume":"11","author":"Zhang","year":"2024","journal-title":"Natl. Sci. Rev."},{"key":"10.1016\/j.mejo.2026.107174_bib20","series-title":"2019 IEEE International Electron Devices Meeting (IEDM)","first-page":"11.6.1","article-title":"Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications","author":"Zhang","year":"2019"},{"issue":"3","key":"10.1016\/j.mejo.2026.107174_bib21","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1109\/LED.2024.3524259","article-title":"Record 60.3 mV\/dec subthreshold swing and >20% performance enhancement in gate-all-around nanosheet CMOS devices using O3-Based quasi-atomic layer etching treatment technique","volume":"46","author":"Jiang","year":"2025","journal-title":"IEEE Electron Device Lett."},{"issue":"10","key":"10.1016\/j.mejo.2026.107174_bib22","doi-asserted-by":"crossref","first-page":"7489","DOI":"10.1021\/acs.nanolett.0c02950","article-title":"Unprecedented Uniform 3D Growth Integration of 10-Layer Stacked Si Nanowires on Tightly Confined Sidewall Grooves","volume":"20","author":"Hu","year":"2020","journal-title":"Nano Lett."},{"issue":"1","key":"10.1016\/j.mejo.2026.107174_bib23","doi-asserted-by":"crossref","first-page":"154","DOI":"10.1007\/s40820-025-01674-8","article-title":"High-Performance Gate-All-Around Field Effect Transistors Based on Orderly Arrays of Catalytic Si Nanowire Channels","volume":"17","author":"Liao","year":"2025","journal-title":"Nano-Micro Lett."},{"issue":"1","key":"10.1016\/j.mejo.2026.107174_bib24","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/LED.2024.3505926","article-title":"High-performance GAA FETs with 100 \u03a9 parasitic resistance and 965 \u03bcA\/\u03bcm On-State current using quasi-self-aligned landing pads","volume":"46","author":"Jiang","year":"2024","journal-title":"IEEE Electron Device Lett."},{"issue":"3","key":"10.1016\/j.mejo.2026.107174_bib25","doi-asserted-by":"crossref","DOI":"10.1149\/2162-8777\/ac5d64","article-title":"Improving Driving Current with High-Efficiency Landing Pads Technique for Reduced Parasitic Resistance in Gate-All-Around Si Nanosheet Device","volume":"11","author":"Tian","year":"2022","journal-title":"ECS J. Solid State Sci. Technol."},{"issue":"9","key":"10.1016\/j.mejo.2026.107174_bib26","doi-asserted-by":"crossref","first-page":"4685","DOI":"10.1109\/TED.2025.3592165","article-title":"Optimized SOI Stacked Si Nanosheet Gate-All-Around FET With Ni(Pt)Si Silicide-First and Load-Si Thinning Techniques","volume":"72","author":"Cao","year":"2025","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107174_bib27","doi-asserted-by":"crossref","first-page":"48","DOI":"10.1016\/j.mee.2018.07.001","article-title":"Influence of the hard masks profiles on formation of nanometer Si scalloped fins arrays","volume":"198","author":"Zhang","year":"2018","journal-title":"Microelectron. Eng."},{"issue":"9","key":"10.1016\/j.mejo.2026.107174_bib28","doi-asserted-by":"crossref","first-page":"1396","DOI":"10.1109\/LED.2023.3294545","article-title":"Investigation of fabricated CMOS FishboneFETs and TreeFETs with strained SiGe nano-fins on Bulk-Si substrate","volume":"44","author":"Cao","year":"2023","journal-title":"IEEE Electron Device Lett."},{"key":"10.1016\/j.mejo.2026.107174_bib29","series-title":"2018 IEEE Symposium on VLSI Technology","first-page":"49","article-title":"Response speed of negative capacitance FinFETs","author":"Kwon","year":"2018"},{"issue":"5","key":"10.1016\/j.mejo.2026.107174_bib30","doi-asserted-by":"crossref","first-page":"670","DOI":"10.1109\/LED.2019.2903184","article-title":"High-temperature recessed channel SiC CMOS inverters and ring oscillators","volume":"40","author":"Ekstrom","year":"2019","journal-title":"IEEE Electron Device Lett."},{"key":"10.1016\/j.mejo.2026.107174_bib31","doi-asserted-by":"crossref","first-page":"86","DOI":"10.1109\/JEDS.2025.3531432","article-title":"Performance optimization of fabricated nanosheet GAA CMOS transistors and 6T-SRAM cells via source\/drain doping engineering","volume":"13","author":"Zhang","year":"2025","journal-title":"IEEE J. Electron Devices Soc."},{"key":"10.1016\/j.mejo.2026.107174_bib32","series-title":"2017 IEEE International Electron Devices Meeting (IEDM)","first-page":"37.4.1","article-title":"Vertically stacked gate-all-around Si nanowire transistors: Key Process Optimizations and Ring Oscillator Demonstration","author":"Mertens","year":"2017"},{"key":"10.1016\/j.mejo.2026.107174_bib33","series-title":"2018 IEEE International Electron Devices Meeting (IEDM)","first-page":"28.7.1","article-title":"3nm GAA technology featuring multi-bridge-channel FET for low power and high performance applications","author":"Bae","year":"2018"},{"key":"10.1016\/j.mejo.2026.107174_bib34","series-title":"2019 IEEE International Electron Devices Meeting (IEDM)","first-page":"11.6.1","article-title":"Full bottom dielectric isolation to enable stacked nanosheet transistor for low power and high performance applications","author":"Zhang","year":"2019"},{"key":"10.1016\/j.mejo.2026.107174_bib35","series-title":"2020 IEEE Symposium on VLSI Technology","first-page":"1","article-title":"7-Levels-Stacked nanosheet GAA transistors for high performance computing","author":"Barraud","year":"2020"},{"key":"10.1016\/j.mejo.2026.107174_bib36","series-title":"2025 Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)","first-page":"1","article-title":"Intel 18A platform technology featuring RibbonFET (GAA) and PowerVia for advanced high-performance computing","author":"Fischer","year":"2025"},{"key":"10.1016\/j.mejo.2026.107174_bib37","series-title":"2024 IEEE International Electron Devices Meeting (IEDM)","first-page":"1","article-title":"2nm platform technology featuring energy-efficient nanosheet transistors and interconnects Co-Optimized with 3DIC for AI, HPC and Mobile SoC applications","author":"Yeap","year":"2024"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S187923912600130X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S187923912600130X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T08:03:57Z","timestamp":1778832237000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S187923912600130X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":37,"alternative-id":["S187923912600130X"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107174","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Improved uniformity and performance of GAAFETs via full bottom dielectric isolation and quasi-self-aligned landing pads","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107174","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107174"}}