{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T12:09:36Z","timestamp":1776168576856,"version":"3.50.1"},"reference-count":32,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100016073","name":"Aviation Science Fund","doi-asserted-by":"publisher","award":["2023Z074108001"],"award-info":[{"award-number":["2023Z074108001"]}],"id":[{"id":"10.13039\/501100016073","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100009012","name":"Hohai University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100009012","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.mejo.2026.107176","type":"journal-article","created":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T16:01:54Z","timestamp":1773676914000},"page":"107176","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Temperature-driven enhancement mechanism of row hammer failure in DRAM chips"],"prefix":"10.1016","volume":"173","author":[{"given":"Zhenlin","family":"Wu","sequence":"first","affiliation":[]},{"given":"Haibin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yujie","family":"Qian","sequence":"additional","affiliation":[]},{"given":"Yao","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Xiaofeng","family":"Huang","sequence":"additional","affiliation":[]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107176_bib1","series-title":"2020 ACM\/IEEE Design Automation Conference (DAC)","first-page":"1","article-title":"DRMap: a generic DRAM data mapping policy for energy-efficient processing of convolutional neural networks","author":"Putra","year":"2020"},{"issue":"3","key":"10.1016\/j.mejo.2026.107176_bib2","doi-asserted-by":"crossref","first-page":"361","DOI":"10.1145\/2678373.2665726","article-title":"Flipping bits in memory without accessing them: an experimental study of DRAM disturbance errors","volume":"42","author":"Kim","year":"2014","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"8","key":"10.1016\/j.mejo.2026.107176_bib3","doi-asserted-by":"crossref","first-page":"1555","DOI":"10.1109\/TCAD.2019.2915318","article-title":"Rowhammer: a retrospective","volume":"39","author":"Mutlu","year":"2019","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"key":"10.1016\/j.mejo.2026.107176_bib4","series-title":"2025 IEEE International Symposium on Circuits and Systems (ISCAS)","first-page":"1","article-title":"AxRA:Approximate rowhammer attack for modern dram systems","author":"Hao","year":"2025"},{"key":"10.1016\/j.mejo.2026.107176_bib5","series-title":"2021 IEEE 4th International Conference on Electronics Technology (ICET)","first-page":"338","article-title":"Trap-assisted passing word line leakage and variable retention time in DRAM","author":"Sun","year":"2021"},{"key":"10.1016\/j.mejo.2026.107176_bib6","series-title":"2020 ACM\/IEEE 47th Annual International Symposium on Computer Architecture","first-page":"638","article-title":"Rvisiting RowHammer: an experimental analysis of modern DRAM devices and mitigation techniques","author":"Kim","year":"2020"},{"key":"10.1016\/j.mejo.2026.107176_bib7","series-title":"IEEE International Integrated Reliability Workshop Final Report (IIRW)","first-page":"10","article-title":"Active-precharge hammering on a row induced failure in ddr3 sdrams under 3\u00d7 nm technology","author":"Park","year":"2014"},{"issue":"4","key":"10.1016\/j.mejo.2026.107176_bib8","doi-asserted-by":"crossref","first-page":"1400","DOI":"10.1109\/TED.2021.3060362","article-title":"On DRAM rowhammer and the physics of insecurity","volume":"68","author":"Walker","year":"2021","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107176_bib9","series-title":"2023 IEEE International Reliability Physics Symposium (IRPS)","first-page":"1","article-title":"Double-sided row hammer effect in Sub-20 nm DRAM: physical mechanism, key features and mitigation","author":"Zhou","year":"2023"},{"key":"10.1016\/j.mejo.2026.107176_bib10","doi-asserted-by":"crossref","first-page":"39","DOI":"10.1016\/j.microrel.2015.12.027","article-title":"Experiments and root cause analysis for active-precharge hammering fault in DDR3 SDRAM under 3 \u00d7 nm technology","volume":"57","author":"Park","year":"2016","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.mejo.2026.107176_bib11","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1016\/j.microrel.2017.07.022","article-title":"A row hammer pattern analysis of DDR2 SDRAM","volume":"76","author":"Versen","year":"2017","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.mejo.2026.107176_bib12","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1016\/j.microrel.2020.113744","article-title":"Row hammer avoidance analysis of DDR3 SDRAM","volume":"114","author":"Versen","year":"2020","journal-title":"Microelectron. Reliab."},{"key":"10.1016\/j.mejo.2026.107176_bib13","series-title":"2018 IEEE International Reliability Physics Symposium (IRPS)","first-page":"1","article-title":"Study of TID effects on one row hammering using gamma in DDR4 SDRAMs","author":"Yun","year":"2018"},{"key":"10.1016\/j.mejo.2026.107176_bib14","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2025.106689","article-title":"Study of DRAM data failure mechanism and mitigation scheme under the combination of TID and row hammer","volume":"160","author":"Wu","year":"2025","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107176_bib15","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2025.106942","article-title":"A reliability study of DRAM capacitors in chip for beyond 10nm scaling","volume":"167","author":"Shin","year":"2026","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107176_bib16","series-title":"2023 IEEE International Reliability Physics Symposium (IRPS)","article-title":"Double-sided row hammer effect in Sub-20 nm DRAM: physical mechanism, key features and mitigation","author":"Zhou","year":"2023"},{"key":"10.1016\/j.mejo.2026.107176_bib17","series-title":"54th Annual Design Automation Conference","first-page":"20","article-title":"Making DRAM stronger against row hammering","author":"Son","year":"2017"},{"key":"10.1016\/j.mejo.2026.107176_bib18","series-title":"56th Annual Design Automation Conference","first-page":"101","article-title":"MRLoc: Mitigating Row-hammering based on memory locality","author":"You","year":"2019"},{"key":"10.1016\/j.mejo.2026.107176_bib19","series-title":"2023 28th Asia and South Pacific Design Automation Conference","first-page":"461","article-title":"Fundamentally understanding and solving rowhammer","author":"Mutlu","year":"2023"},{"key":"10.1016\/j.mejo.2026.107176_bib20","series-title":"13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)","first-page":"90","article-title":"Comprehensive and compatible software protection against rowhammer attacks","author":"Konoth","year":"2018"},{"key":"10.1016\/j.mejo.2026.107176_bib21","first-page":"82738","article-title":"Overhang saddle fin sidewall structure for highly reliable DRAM operation","author":"Han","year":"2022","journal-title":"IEEE Access"},{"issue":"9","key":"10.1016\/j.mejo.2026.107176_bib22","doi-asserted-by":"crossref","first-page":"1286","DOI":"10.1109\/LED.2018.2861714","article-title":"Improvement of row hammering using metal nanoparticles in DRAM\u2014a simulation study","volume":"39","author":"Gautame","year":"2018","journal-title":"IEEE Electron Device Lett."},{"issue":"10","key":"10.1016\/j.mejo.2026.107176_bib23","doi-asserted-by":"crossref","first-page":"4170","DOI":"10.1109\/TED.2019.2931347","article-title":"Row hammering mitigation using metal nanowire in saddle fin DRAM","volume":"66","author":"Gautam","year":"2019","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107176_bib24","series-title":"2021 54th Annual IEEE\/ACM International Symposium on Microarchitecture","first-page":"1182","article-title":"A deeper look into rowhammer's sensitivities: experimental analysis of real dram chips and implications on future attacks and defenses","author":"Orosa","year":"2021"},{"key":"10.1016\/j.mejo.2026.107176_bib25","first-page":"1","article-title":"Self-heating assessment on bulk FinFET devicesthrough characterization and predictive simulationSelf-heating assessment on bulk FinFET devices","volume":"99","author":"Paliwoda","year":"2018","journal-title":"IEEE Trans. Device Mater. Reliab."},{"key":"10.1016\/j.mejo.2026.107176_bib26","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/TED.2018.2834979","article-title":"Ambient Temperature-Induced Device Self-Heating Effects on Multi-Fin Si n-FinFET Performance","volume":"65","author":"Venkateswarlu","year":"2018","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107176_bib27","first-page":"5","article-title":"Physical insight toward heat transport and an improved electrothermal modeling framework for FinFET architectures","volume":"58","author":"Shrivastava","year":"2012","journal-title":"IEEE Trans. Electron. Dev."},{"key":"10.1016\/j.mejo.2026.107176_bib28","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1109\/TCAD.2013.2248194","article-title":"Analytical thermal model for self-heating in advanced FinFET devices with implications for design and reliability","volume":"32","author":"Xu","year":"2013","journal-title":"IEEE Trans. Comput. Aided Des. Integrated Circ. Syst."},{"key":"10.1016\/j.mejo.2026.107176_bib29","article-title":"Analytical modeling and numericalsimulation of graded JAM splitgate-all-around (GJAM-SGAA)Bio-FET for label free AvianInfluenza antibody and DNAdetection","volume":"142","author":"Rewari","year":"2023","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107176_bib30","article-title":"Analytical characterization of alabel free Si\/InAs hetero-interfacedcylindrical BioFETD for biosensingapplications","volume":"204","author":"Rewari","year":"2025","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107176_bib31","doi-asserted-by":"crossref","first-page":"565","DOI":"10.1007\/s00542-023-05560-4","article-title":"Dual metal dual layer GAA NW-FET(DMDL-GAA-NW-FET)biosensor forlabelfree SARS-CoV-2detection","volume":"30","author":"Rewari","year":"2024","journal-title":"Microsyst. Technol."},{"key":"10.1016\/j.mejo.2026.107176_bib32","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2022.105433","article-title":"Design and analysis of dopingless1T DRAM using work functionengineered tunnel field effecttransistors","volume":"124","author":"Arun","year":"2022","journal-title":"Microelectron. J."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001323?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001323?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T11:28:23Z","timestamp":1776166103000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126001323"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":32,"alternative-id":["S1879239126001323"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107176","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Temperature-driven enhancement mechanism of row hammer failure in DRAM chips","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107176","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107176"}}