{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T08:14:06Z","timestamp":1778832846589,"version":"3.51.4"},"reference-count":21,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T00:00:00Z","timestamp":1774396800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by-nc\/4.0\/"}],"funder":[{"DOI":"10.13039\/501100023443","name":"Commercializations Promotion Agency for R&D Outcomes","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100023443","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100014188","name":"Ministry of Science and ICT, South Korea","doi-asserted-by":"publisher","award":["RS-2025-02316288"],"award-info":[{"award-number":["RS-2025-02316288"]}],"id":[{"id":"10.13039\/501100014188","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.mejo.2026.107181","type":"journal-article","created":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T23:52:06Z","timestamp":1774396326000},"page":"107181","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A full-stack, energy-efficient 8-Mb NOR-flash compute-in-memory SoC with on-chip acceleration and end-to-end toolchain for edge AI"],"prefix":"10.1016","volume":"173","author":[{"given":"Jianzi","family":"Jin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zetao","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngseo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongwook","family":"Yi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoonpyo","family":"Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyuk","family":"Han","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"SoungHyun","family":"Moon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"SangHyeon","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"ChoongHyun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107181_bib1","series-title":"2023 ISSCC","first-page":"126","article-title":"A 22nm 832Kb hybrid-domain floating-point SRAM in-memory-compute macro with 16.2-70.2TFLOPS\/W for high-accuracy AI-Edge devices","author":"Wu","year":"2023"},{"key":"10.1016\/j.mejo.2026.107181_bib2","series-title":"2025 ISCAS","first-page":"1","article-title":"SA-CIM: a 28nm 16Mb RRAM-based sparsity-aware compute-in-memory macro for edge AI algorithm processing","author":"Ding","year":"2025"},{"key":"10.1016\/j.mejo.2026.107181_bib3","series-title":"2023 IRPS","first-page":"1","article-title":"Impact of phase-change memory drift on energy efficiency and accuracy of analog compute-in-memory deep learning inference (Invited)","author":"Frank","year":"2023"},{"key":"10.1016\/j.mejo.2026.107181_bib4","series-title":"IEEE Transactions on Circuits and Systems II: Express Briefs","first-page":"1259","article-title":"\"XNOR-Bitcount Operation Exploiting Computing-In-Memory With STT-MRAMs,\"","author":"Musello","year":"2023"},{"key":"10.1016\/j.mejo.2026.107181_bib5","series-title":"IEEE Journal of Solid-State Circuits","first-page":"1938","article-title":"\"MACC-SRAM: a Multistep Accumulation Capacitor-Coupling In-Memory Computing SRAM Macro for Deep Convolutional Neural Networks,\"","author":"Zhang","year":"2024"},{"key":"10.1016\/j.mejo.2026.107181_bib6","series-title":"IEEE Electron Device Letters","first-page":"276","article-title":"Hybrid-FE-Layer FeFET with high linearity and endurance toward On-Chip CIM by array demonstration","author":"Zhou","year":"2024"},{"key":"10.1016\/j.mejo.2026.107181_bib7","series-title":"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","first-page":"522","article-title":"\"A Reconfigurable 16Kb AND8T SRAM Macro With Improved Linearity for Multibit Compute-In Memory of Artificial Intelligence Edge Devices,\"","author":"Sharma","year":"2022"},{"key":"10.1016\/j.mejo.2026.107181_bib8","series-title":"2025 ISSCC","first-page":"1","article-title":"14.2 A 16nm 216kb, 188.4TOPS\/W and 133.5TFLOPS\/W microscaling multi-mode gain-cell CIM macro Edge-AI devices","author":"Khwa","year":"2025"},{"key":"10.1016\/j.mejo.2026.107181_bib9","series-title":"2025 ISCAS","first-page":"1","article-title":"WS-CIM: enabling fast and simultaneous update for multi-macro compute-in-memory architecture using weight sharing technique","author":"Shieh","year":"2025"},{"key":"10.1016\/j.mejo.2026.107181_bib10","series-title":"2021 IEDM","first-page":"19.6.1","article-title":"BEOL compatible superlattice FerroFET-based high precision analog weight cell with superior linearity and symmetry","author":"Aabrar","year":"2021"},{"key":"10.1016\/j.mejo.2026.107181_bib11","series-title":"IEEE Transactions on Circuits and Systems I: Regular Papers","first-page":"1657","article-title":"\"GSLP-CIM: a 28-nm Globally Systolic and Locally Parallel CNN\/Transformer Accelerator With Scalable and Reconfigurable eDRAM Compute-in-Memory Macro for Flexible Dataflow,\"","author":"Zhan","year":"2025"},{"key":"10.1016\/j.mejo.2026.107181_bib12","series-title":"IEEE Transactions on Electron Devices","first-page":"6376","article-title":"\"Fast Algorithms for Exact IR Drop De-Embedding in Analog Multiply\u2013Accumulate Computing,\"","author":"Gao","year":"2022"},{"key":"10.1016\/j.mejo.2026.107181_bib13","series-title":"2020 ISSCC","first-page":"244","article-title":"15.4 A 22nm 2Mb ReRAM compute-in-memory macro with 121-28TOPS\/W for multibit MAC computing for tiny AI edge devices","author":"Xue","year":"2020"},{"key":"10.1016\/j.mejo.2026.107181_bib14","series-title":"IEEE WCCCT","first-page":"390","article-title":"Improving processing-in-memory chip inferencing accuracy through noise-aware training","author":"Kim","year":"2025"},{"key":"10.1016\/j.mejo.2026.107181_bib15","first-page":"1674","article-title":"\"OCC: an Automated End-to-End Machine Learning Optimizing Compiler for Computing-In-Memory,\"","volume":"41","author":"Siemieniuk","year":"2022"},{"issue":"8","key":"10.1016\/j.mejo.2026.107181_bib16","doi-asserted-by":"crossref","first-page":"2360","DOI":"10.1109\/JSSC.2023.3236566","article-title":"\"TinyVers: a Tiny Versatile System-on-Chip With State-Retentive eMRAM for ML Inference at the Extreme Edge,\"","volume":"58","author":"Jain","year":"2023","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.mejo.2026.107181_bib17","series-title":"2023 VLSI Technology and Circuits","first-page":"1","article-title":"\"A 709.3 TOPS\/W Event-Driven Smart Vision SoC with High-Linearity and Reconfigurable MRAM PIM,\"","author":"Xie","year":"2023"},{"key":"10.1016\/j.mejo.2026.107181_bib18","series-title":"ISSCC","first-page":"8","article-title":"A 1mW Always-on computer vision deep learning neural decision processor","author":"Garrett","year":"2023"},{"key":"10.1016\/j.mejo.2026.107181_bib19","first-page":"215","article-title":"\"Controlled Acceleration of PCM Cells Time Drift Through On-Chip Current-Induced Annealing for AIMC Multilevel MVM Computation,\"","volume":"72","author":"Antolini","year":"2025"},{"key":"10.1016\/j.mejo.2026.107181_bib20","first-page":"3247","article-title":"\"An Efficient Flash-Based Computing-in-Memory (CIM) Demonstration of High-Precision (32-bit) Nonlinear Partial Differential Equation (PDE) Solver With Ultra-High Endurance and Reliability,\"","volume":"72","author":"Feng","year":"2025"},{"key":"10.1016\/j.mejo.2026.107181_bib21","first-page":"422","article-title":"\"An Adaptive Read Control Voltage Scheme for Reliability Enhancement of Flash-Based In-Memory Computing Architecture for Neural Network,\"","volume":"24","author":"Zhang","year":"2024"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001372?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001372?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T08:02:29Z","timestamp":1778832149000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126001372"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":21,"alternative-id":["S1879239126001372"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107181","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A full-stack, energy-efficient 8-Mb NOR-flash compute-in-memory SoC with on-chip acceleration and end-to-end toolchain for edge AI","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107181","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 The Authors. Published by Elsevier Ltd.","name":"copyright","label":"Copyright"}],"article-number":"107181"}}