{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T08:14:37Z","timestamp":1778832877401,"version":"3.51.4"},"reference-count":25,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,7,1]],"date-time":"2026-07-01T00:00:00Z","timestamp":1782864000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,7]]},"DOI":"10.1016\/j.mejo.2026.107209","type":"journal-article","created":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T23:32:56Z","timestamp":1775604776000},"page":"107209","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A 1.25-GS\/s 12-bit inter-stage gain calibration-free pipelined ADC with gain-enhanced and current-biased ring amplifiers"],"prefix":"10.1016","volume":"173","author":[{"given":"Fangning","family":"Song","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8052-6165","authenticated-orcid":false,"given":"Xuan","family":"Guo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hanbo","family":"Jia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingyuan","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenhao","family":"Ren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fangyuan","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinyu","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"4","key":"10.1016\/j.mejo.2026.107209_b1","doi-asserted-by":"crossref","first-page":"1013","DOI":"10.1109\/JSSC.2012.2185192","article-title":"A 12-Bit 3 GS\/s Pipeline ADC With 0.4 mm 2 and 500 mW in 40 nm Digital CMOS","volume":"47","author":"Chen","year":"2012","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"10.1016\/j.mejo.2026.107209_b2","doi-asserted-by":"crossref","first-page":"2857","DOI":"10.1109\/JSSC.2014.2361339","article-title":"A 14 Bit 1 GS\/s RF Sampling Pipelined ADC With Background Calibration","volume":"49","author":"Ali","year":"2014","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107209_b3","doi-asserted-by":"crossref","unstructured":"A.M.A. Ali, et al., A 14-bit 2.5GS\/s and 5GS\/s RF sampling ADC with background calibration and dither, in: IEEE Symposium on VLSI Circuits (VLSI-Circuits), Honolulu, HI, USA, 2016, pp. 1\u20132.","DOI":"10.1109\/VLSIC.2016.7573537"},{"key":"10.1016\/j.mejo.2026.107209_b4","doi-asserted-by":"crossref","unstructured":"N. Le Dortz, et al., 22.5 A 1.62GS\/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70dBFS, in: IEEE International Solid-State Circuits Conference Digest of Technical Papers, ISSCC, San Francisco, CA, USA, 2014, pp. 386\u2013388.","DOI":"10.1109\/ISSCC.2014.6757481"},{"key":"10.1016\/j.mejo.2026.107209_b5","doi-asserted-by":"crossref","unstructured":"G. Li, et al., 18.1 A 600Gb\/s DP-QAM64 Coherent Optical Transceiver Frontend with 4x105GS\/s 8b ADC\/DAC in 16 nm CMOS, in: IEEE International Solid-State Circuits Conference, ISSCC, San Francisco, CA, USA, 2024, pp. 338\u2013340.","DOI":"10.1109\/ISSCC49657.2024.10454499"},{"key":"10.1016\/j.mejo.2026.107209_b6","doi-asserted-by":"crossref","unstructured":"X. Zhao, et al., A 13b 2GS\/s Time-Domain Pipelined ADC with Split-CDAC Ping-Pong Residue Transfer and PVT-Robust Self-Tracked Time Amplifier, in: IEEE Custom Integrated Circuits Conference, CICC, Boston, MA, USA, 2025.","DOI":"10.1109\/CICC63670.2025.10983809"},{"key":"10.1016\/j.mejo.2026.107209_b7","doi-asserted-by":"crossref","unstructured":"B. Vaz, et al., 16.1 A 13b 4GS\/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC, in: IEEE International Solid-State Circuits Conference, ISSCC, San Francisco, CA, USA, 2017, pp. 276\u2013277.","DOI":"10.1109\/ISSCC.2017.7870368"},{"key":"10.1016\/j.mejo.2026.107209_b8","doi-asserted-by":"crossref","unstructured":"A. Ramkaj, et al., 3.3 A 5GS\/s 158.6 mW 12b Passive-Sampling 8\u00d7 -Interleaved Hybrid ADC with 9.4 ENOB and 160.5 dB FoMS in 28 nm CMOS, in: IEEE International Solid-State Circuits Conference, ISSCC, San Francisco, CA, USA, 2019, pp. 62\u201364.","DOI":"10.1109\/ISSCC.2019.8662490"},{"key":"10.1016\/j.mejo.2026.107209_b9","doi-asserted-by":"crossref","unstructured":"W. Jiang, Y. Zhu, M. Zhang, C.-H. Chan, R.P. Martins, 3.2 A 7.6 mW 1GS\/s 60 dB SNDR Single-Channel SAR-Assisted Pipelined ADC with Temperature-Compensated Dynamic Gm-R-Based Amplifier, in: IEEE International Solid-State Circuits Conference, ISSCC, San Francisco, CA, USA, 2019, pp. 60\u201362.","DOI":"10.1109\/ISSCC.2019.8662524"},{"key":"10.1016\/j.mejo.2026.107209_b10","doi-asserted-by":"crossref","unstructured":"L. Fang, T. Fu, X. Wen, P. Gui, A 1GS\/s 82 dB Peak-SFDR 12b Single-Channel Pipe-SAR ADC with Harmonic-Injecting Cross-Coupled-Pair and Fast N-replica Bootstrap Switch Achieving 7.5fj\/conv-step, in: IEEE Custom Integrated Circuits Conference, CICC,Austin, TX, USA, 2021, pp. 1\u20132.","DOI":"10.1109\/CICC51472.2021.9431535"},{"issue":"12","key":"10.1016\/j.mejo.2026.107209_b11","doi-asserted-by":"crossref","first-page":"2928","DOI":"10.1109\/JSSC.2012.2217865","article-title":"Ring Amplifiers for Switched Capacitor Circuits","volume":"47","author":"Hershberg","year":"2012","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"10.1016\/j.mejo.2026.107209_b12","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1109\/JSSC.2018.2879923","article-title":"A Single-Channel, 600-MS\/s, 12-b, Ringamp-Based Pipelined ADC in 28-nm CMOS","volume":"54","author":"J. Lagos","year":"2019","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107209_b13","doi-asserted-by":"crossref","unstructured":"B. Hershberg, et al., 3.1 A 3.2GS\/s 10 ENOB 61 mW Ringamp ADC in 16 nm with Background Monitoring of Distortion, in: IEEE International Solid-State Circuits Conference, ISSCC, San Francisco, CA, USA, 2019, pp. 58\u201360.","DOI":"10.1109\/ISSCC.2019.8662290"},{"issue":"4","key":"10.1016\/j.mejo.2026.107209_b14","doi-asserted-by":"crossref","first-page":"1227","DOI":"10.1109\/JSSC.2020.3044831","article-title":"A 1-MS\/s to 1-GS\/s Ringamp-Based Pipelined ADC With Fully Dynamic Reference Regulation and Stochastic Scope-on-Chip Background Monitoring in 16 nm","volume":"56","author":"Hershberg","year":"2021","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"10.1016\/j.mejo.2026.107209_b15","doi-asserted-by":"crossref","first-page":"3204","DOI":"10.1109\/JSSC.2017.2747758","article-title":"A 12-b 10-GS\/s Interleaved Pipeline ADC in 28-nm CMOS Technology","volume":"52","author":"Devarajan","year":"2017","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"10.1016\/j.mejo.2026.107209_b16","doi-asserted-by":"crossref","first-page":"2922","DOI":"10.1109\/JSSC.2015.2464684","article-title":"A 5 GS\/s 150 mW 10 b SHA-Less Pipelined\/SAR Hybrid ADC for Direct-Sampling Systems in 28 nm CMOS","volume":"50","author":"Brandolini","year":"2015","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"10.1016\/j.mejo.2026.107209_b17","doi-asserted-by":"crossref","first-page":"646","DOI":"10.1109\/JSSC.2018.2889680","article-title":"A 1-gs\/s, 12-b, single-channel pipelined adc with dead-zone-degenerated ring amplifiers","volume":"54","author":"J. Lagos","year":"2019","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107209_b18","doi-asserted-by":"crossref","unstructured":"C.Y. Lee, P.K. Venkatachala, A. ElShater, B. Xiao, H. Hu, U.-K. Moon, Cascoded Ring Amplifiers for High Speed and High Accuracy Settling, Sapporo, Japan, 2019, pp. 1\u20135.","DOI":"10.1109\/ISCAS.2019.8702710"},{"issue":"1","key":"10.1016\/j.mejo.2026.107209_b19","first-page":"28","article-title":"A Calibration-Free 9.3-ENOB 1-GS\/s Pipelined ADC With PVT-Insensitive Nested Ring Amplifiers","volume":"72","author":"Hsu","year":"2025","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"3","key":"10.1016\/j.mejo.2026.107209_b20","doi-asserted-by":"crossref","first-page":"740","DOI":"10.1109\/JSSC.2023.3328385","article-title":"A 4.6\u2013400 K Functional Ringamp-Based 250 MS\/s 12 b Pipelined ADC With PVT-Robust Unity-Gain-Frequency-Aware Bias Calibration","volume":"59","author":"Yamashita","year":"2024","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107209_b21","doi-asserted-by":"crossref","unstructured":"M. Zhan, L. Jie, X. Tang, N. Sun, A 0.004mm2 200MS\/S Pipelined SAR ADC with kT\/C Noise Cancellation and Robust Ring-Amp, in: IEEE International Solid-State Circuits Conference, ISSCC, San Francisco, CA, USA, 2022, pp. 164\u2013166.","DOI":"10.1109\/ISSCC42614.2022.9731599"},{"issue":"12","key":"10.1016\/j.mejo.2026.107209_b22","doi-asserted-by":"crossref","first-page":"3576","DOI":"10.1109\/JSSC.2023.3307435","article-title":"A 10-mW 10-ENoB 1-GS\/s Ring-Amp-Based Pipelined TI-SAR ADC With Split MDAC and Switched Reference Decoupling Capacitor","volume":"58","author":"Zhan","year":"2023","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"12","key":"10.1016\/j.mejo.2026.107209_b23","doi-asserted-by":"crossref","first-page":"1931","DOI":"10.1109\/TVLSI.2023.3323568","article-title":"A 1-GS\/s 12-bit Single-Channel Pipelined ADC in 28-nm CMOS With Input-Split Fully Differential Ring Amplifier","volume":"31","author":"Zhang","year":"2023","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.mejo.2026.107209_b24","doi-asserted-by":"crossref","unstructured":"Y. Cao, et al., 24.2 A 14b 1GS\/s Single-Channel Pipelined ADC with A Parallel-Operation SAR Sub-Quantizer and A Dynamic-Deadzone Ring Amplifier, in: IEEE International Solid-State Circuits Conference, ISSCC, San Francisco, CA, USA, 2025.","DOI":"10.1109\/ISSCC49661.2025.10904766"},{"issue":"1","key":"10.1016\/j.mejo.2026.107209_b25","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1109\/JSSC.2024.3412090","article-title":"A 12-bit 1.5-GS\/s Single-Channel Pipelined SAR ADC With a Pipelined Residue Amplification Stage","volume":"60","author":"Shen","year":"2025","journal-title":"IEEE J. Solid-State Circuits"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001657?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001657?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T08:02:24Z","timestamp":1778832144000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126001657"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,7]]},"references-count":25,"alternative-id":["S1879239126001657"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107209","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,7]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A 1.25-GS\/s 12-bit inter-stage gain calibration-free pipelined ADC with gain-enhanced and current-biased ring amplifiers","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107209","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107209"}}