{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T01:01:36Z","timestamp":1776214896344,"version":"3.50.1"},"reference-count":25,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100000038","name":"Natural Sciences and Engineering Research Council of Canada","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000038","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,8]]},"DOI":"10.1016\/j.mejo.2026.107211","type":"journal-article","created":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T05:06:43Z","timestamp":1776143203000},"page":"107211","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Time-mode sub-threshold delay-locked loop for low-frequency clock generation"],"prefix":"10.1016","volume":"174","author":[{"given":"Wenhao","family":"Wu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7758-5455","authenticated-orcid":false,"given":"Fei","family":"Yuan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yushi","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107211_b1","doi-asserted-by":"crossref","first-page":"535","DOI":"10.1002\/tee.22290","article-title":"Recent progress on CMOS successive approximation ADCs","volume":"11","author":"Matsuura","year":"2016","journal-title":"IEEJ Trans. Electr. Electron. Eng."},{"issue":"4","key":"10.1016\/j.mejo.2026.107211_b2","doi-asserted-by":"crossref","first-page":"64","DOI":"10.1109\/MSSC.2016.2573978","article-title":"Successive approximation analog-to-digital converters : Improving power efficiency and conversion speed","volume":"8","author":"Harpe","year":"2016","journal-title":"IEEE Solid-State Circuits Mag."},{"issue":"6","key":"10.1016\/j.mejo.2026.107211_b3","first-page":"2249","article-title":"Low-power SAR ADC design : Overview and survey of state-of-the-art techniques","volume":"69","author":"Tang","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"10.1016\/j.mejo.2026.107211_b4","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1109\/OJSSCS.2022.3211482","article-title":"Low-power SAR ADCs : Basic techniques and trends","volume":"2","author":"Harpe","year":"2022","journal-title":"IEEE Open J. Solid-State Circuits Soc."},{"key":"10.1016\/j.mejo.2026.107211_b5","doi-asserted-by":"crossref","unstructured":"M. Chang, C. Hsieh, M. Chen, W. Hwang, Near-\/sub-threshold DLL-based clock generator with PVT-aware locking range compensation, in: Proc. IEEE\/ACM Int\u2019l Symp. Low Power Electronics and Design, 2011, pp. 15\u201320.","DOI":"10.1109\/ISLPED.2011.5993597"},{"key":"10.1016\/j.mejo.2026.107211_b6","doi-asserted-by":"crossref","unstructured":"M. Sadi, M. Stan, Design of near threshold all digital delay locked loops, in: Proc. IEEE Int\u2019l SOC Conf., 2012, pp. 137\u2013142.","DOI":"10.1109\/SOCC.2012.6398398"},{"issue":"2","key":"10.1016\/j.mejo.2026.107211_b7","first-page":"395","article-title":"An all-digital delay-locked loop using an in-time phase maintenance scheme for low-jitter gigahertz operations","volume":"62","author":"Wang","year":"2015","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"12","key":"10.1016\/j.mejo.2026.107211_b8","first-page":"1171","article-title":"A 0.3-V 0.705-fJ\/conversion-step 10-bit SAR ADC with a shifted monotonic switching procedure in 90-nm CMOS","volume":"63","author":"Hsieh","year":"2016","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"2","key":"10.1016\/j.mejo.2026.107211_b9","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1049\/el.2016.3032","article-title":"Harmonic-free and low cost delay-locked loop with a 20%\u201380% input duty cycle","volume":"53","author":"Wei","year":"2017","journal-title":"IEE Electron. Lett."},{"issue":"1","key":"10.1016\/j.mejo.2026.107211_b10","first-page":"39","article-title":"1.5\u20133.3 GHz, 0.0077 mm2, 7 mW all-digital delay-locked loop with dead-zone free phase detector in 0.13\u03bcm CMOS","volume":"65","author":"Bayram","year":"2018","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"10","key":"10.1016\/j.mejo.2026.107211_b11","doi-asserted-by":"crossref","first-page":"662","DOI":"10.1109\/LMWC.2009.2029752","article-title":"A 0.6 V low-power wide-range delay-locked loop in 0.18\u03bcm CMOS","volume":"19","author":"Lu","year":"2009","journal-title":"IEEE Microw. Wirel. Comp. Lett."},{"key":"10.1016\/j.mejo.2026.107211_b12","doi-asserted-by":"crossref","unstructured":"Y. Tu, K. Cheng, H. Wei, H. Huang, A low jitter delay-locked-loop applied for DDR4, in: Proc. IEEE Int\u2019l Symp. Design Diagnostics Electronic Circuits & Syst., 2013, pp. 98\u2013101.","DOI":"10.1109\/DDECS.2013.6549796"},{"issue":"1","key":"10.1016\/j.mejo.2026.107211_b13","first-page":"25","article-title":"Low-phase-error small-area 4-phase DLL with a single-ended-differential-single-ended voltage-controlled delay line","volume":"69","author":"Tong","year":"2022","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"2","key":"10.1016\/j.mejo.2026.107211_b14","first-page":"602","article-title":"28 nm FDSOI ultra low power 1.5\u20132.0 GHz factorial-DLL frequency synthesizer","volume":"68","author":"Asprilla","year":"2021","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"10.1016\/j.mejo.2026.107211_b15","doi-asserted-by":"crossref","unstructured":"W. Wu, F. Yuan, Y. Zhou, 0.6-V 108-nW 100-kHz sub-threshold delay-locked loop with digital linearization for low-power SAR ADC, in: Proc. IEEE Mid-West Symp. Circuits Syst., 2024, pp. 1172\u20131175.","DOI":"10.1109\/MWSCAS60917.2024.10658793"},{"key":"10.1016\/j.mejo.2026.107211_b16","doi-asserted-by":"crossref","unstructured":"W. Wu, F. Yuan, Y. Zhou, 0.6-V 100-kHz sub-threshold delay-locked loop with linearization and time-mode proportional-integral locking, in: Proc. IEEE Asia-Pacific Conf. Circuits Syst., 2024, pp. 241\u2013245.","DOI":"10.1109\/APCCAS62602.2024.10808419"},{"key":"10.1016\/j.mejo.2026.107211_b17","series-title":"Analysis and Design of Analog Integrated Circuits","author":"Gray","year":"2001"},{"issue":"2","key":"10.1016\/j.mejo.2026.107211_b18","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","article-title":"Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits","volume":"91","author":"Roy","year":"2003","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.mejo.2026.107211_b19","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2021.105152","article-title":"All-digital successive approximation TDC in time-mode signal processing","volume":"114","author":"Lee","year":"2021","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107211_b20","doi-asserted-by":"crossref","unstructured":"I. Perczak, F. Yuan, An 800 kS\/s 1.83 fJ\/conv. 12b ADC via voltage successive approximation and gated cyclic Vernier time digitization, in: Proc. IEEE Int\u2019L Symp. Circuits Syst., 2024, pp. 1\u20135.","DOI":"10.1109\/ISCAS58744.2024.10557916"},{"issue":"6","key":"10.1016\/j.mejo.2026.107211_b21","doi-asserted-by":"crossref","first-page":"753","DOI":"10.1049\/iet-cds.2017.0327","article-title":"Design techniques of all-digital arithmetic units for time-mode signal processing","volume":"12","author":"Yuan","year":"2018","journal-title":"IET Circuits, Devices & Syst."},{"issue":"6","key":"10.1016\/j.mejo.2026.107211_b22","first-page":"994","article-title":"Analysis and design of an all-digital \u0394\u03a3 TDC via time-mode signal processing","volume":"67","author":"Yuan","year":"2020","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"1","key":"10.1016\/j.mejo.2026.107211_b23","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1049\/iet-cds.2019.0108","article-title":"Time-based all-digital \u0394\u03a3 time-to-digital converter with pre-skewed bi-directional gated delay line time integrator","volume":"14","author":"Yuan","year":"2020","journal-title":"IET Circuits, Devices & Syst."},{"key":"10.1016\/j.mejo.2026.107211_b24","series-title":"Converting between rms and peak-to-peak jitter at a specified BER","year":"2008"},{"key":"10.1016\/j.mejo.2026.107211_b25","first-page":"1","article-title":"A low power and jitter delay cell with pulse width modulation for wide range delay lock loops","volume":"11","author":"Modanlou","year":"2021","journal-title":"Microelectron. J."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001670?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001670?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,4,15]],"date-time":"2026-04-15T00:17:02Z","timestamp":1776212222000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126001670"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8]]},"references-count":25,"alternative-id":["S1879239126001670"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107211","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Time-mode sub-threshold delay-locked loop for low-frequency clock generation","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107211","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107211"}}