{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T04:53:30Z","timestamp":1781585610784,"version":"3.54.5"},"reference-count":26,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100008780","name":"Xi'an University of Posts and Telecommunications","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008780","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","award":["2022ZD0119001"],"award-info":[{"award-number":["2022ZD0119001"]}],"id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,8]]},"DOI":"10.1016\/j.mejo.2026.107218","type":"journal-article","created":{"date-parts":[[2026,4,16]],"date-time":"2026-04-16T07:11:11Z","timestamp":1776323471000},"page":"107218","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["SHF: A DNNs accelerator with software\/hardware fusion mechanism"],"prefix":"10.1016","volume":"174","author":[{"given":"Junyong","family":"Deng","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tongxin","family":"Sima","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"YuChun","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yun","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bin","family":"Hu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiang","family":"Chang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shimul","family":"Paul","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107218_b1","doi-asserted-by":"crossref","unstructured":"T. Li, et al., MAGE: MAsked generative encoder to unify representation learning and image synthesis, in: Proc. IEEE\/CVF Conf. Comput. Vis. Pattern Recognit., CVPR, 2023, pp. 2142\u20132152.","DOI":"10.1109\/CVPR52729.2023.00213"},{"key":"10.1016\/j.mejo.2026.107218_b2","doi-asserted-by":"crossref","unstructured":"M. Tan, R. Pang, Q.V. Le, EfficientDet: Scalable and efficient object detection, in: Proc. IEEE\/CVF Conf. Comput. Vis. Pattern Recognit., CVPR, 2020, pp. 10778\u201310787.","DOI":"10.1109\/CVPR42600.2020.01079"},{"key":"10.1016\/j.mejo.2026.107218_b3","doi-asserted-by":"crossref","unstructured":"C. Lee, S.-H. Lee, C.-S. Kim, MFP: Making full use of probability maps for interactive image segmentation, in: Proc. IEEE\/CVF Conf. Comput. Vis. Pattern Recognit., CVPR, 2024, pp. 4051\u20134059.","DOI":"10.1109\/CVPR52733.2024.00388"},{"key":"10.1016\/j.mejo.2026.107218_b4","doi-asserted-by":"crossref","first-page":"259","DOI":"10.1007\/s11241-025-09445-9","article-title":"Timing guarantees for inference of AI models in embedded systems","volume":"61","author":"Lee","year":"2025","journal-title":"Real-Time Syst."},{"key":"10.1016\/j.mejo.2026.107218_b5","doi-asserted-by":"crossref","first-page":"91","DOI":"10.1016\/j.future.2022.10.001","article-title":"ANNA: Accelerating neural network accelerator through software-hardware co-design for vertical applications in edge systems","volume":"140","author":"Li","year":"2023","journal-title":"Future Gener. Comput. Syst."},{"issue":"9","key":"10.1016\/j.mejo.2026.107218_b6","first-page":"3624","article-title":"Hardware\/software co-design of cryptographic SoC based on RISC-V virtual prototype","volume":"70","author":"Zheng","year":"2023","journal-title":"IEEE Trans. Circuits Syst. II Exp. Briefs"},{"issue":"14","key":"10.1016\/j.mejo.2026.107218_b7","doi-asserted-by":"crossref","first-page":"24831","DOI":"10.1109\/JIOT.2024.3386832","article-title":"RAMAN: A reconfigurable and sparse tinyML accelerator for inference on edge","volume":"11","author":"Krishna","year":"2024","journal-title":"IEEE Internet Things J."},{"issue":"6","key":"10.1016\/j.mejo.2026.107218_b8","doi-asserted-by":"crossref","first-page":"1086","DOI":"10.1109\/TVLSI.2024.3383871","article-title":"Amoeba: An efficient and flexible FPGA-based accelerator for arbitrary-kernel CNNs","volume":"32","author":"Wu","year":"2024","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"3","key":"10.1016\/j.mejo.2026.107218_b9","doi-asserted-by":"crossref","first-page":"1228","DOI":"10.1109\/TCSI.2022.3228860","article-title":"Reconfigurability, why it matters in AI tasks processing: A survey of reconfigurable AI chips","volume":"70","author":"Wei","year":"2023","journal-title":"IEEE Trans. Circuits Syst. I Reg. Pap."},{"key":"10.1016\/j.mejo.2026.107218_b10","unstructured":"M. Tan, Q. Le, EfficientNet: Rethinking model scaling for convolutional neural networks, in: Proc. Int. Conf. Mach. Learn., ICML, 2019, pp. 6105\u20136114."},{"key":"10.1016\/j.mejo.2026.107218_b11","doi-asserted-by":"crossref","DOI":"10.1016\/j.micpro.2022.104468","article-title":"Real-time task scheduling for FPGA-based multicore systems with communication delay","volume":"90","author":"Xu","year":"2022","journal-title":"Microprocess. Microsyst."},{"issue":"5","key":"10.1016\/j.mejo.2026.107218_b12","doi-asserted-by":"crossref","DOI":"10.1145\/3661997","article-title":"gem5-NVDLA: A simulation framework for compiling, scheduling, and architecture evaluation on AI system-on-chips","volume":"29","author":"Lai","year":"2024","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"issue":"7","key":"10.1016\/j.mejo.2026.107218_b13","doi-asserted-by":"crossref","first-page":"7244","DOI":"10.1007\/s11227-022-04955-w","article-title":"Efficient tasks scheduling in multicore systems integrated with hardware accelerators","volume":"79","author":"Xu","year":"2023","journal-title":"J. Supercomput."},{"key":"10.1016\/j.mejo.2026.107218_b14","doi-asserted-by":"crossref","unstructured":"J. Tong, A. Itagi, P. Chatarasi, T. Krishna, FEATHER: A reconfigurable accelerator with data reordering support for low-cost on-chip dataflow switching, in: Proc. ACM\/IEEE 51st Annu. Int. Symp. Comput. Archit., ISCA, 2024, pp. 198\u2013214.","DOI":"10.1109\/ISCA59077.2024.00024"},{"key":"10.1016\/j.mejo.2026.107218_b15","article-title":"Design and implementation of a charge-sharing in-memory-computing macro with sparse feature for quantized neural network","volume":"154","author":"Liu","year":"2024","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107218_b16","doi-asserted-by":"crossref","unstructured":"C.-C. Wei, W.-L. Lo, Y.-J. Tseng, C.-H. Chen, NPU design with optimized hardware utilization through layer fusion schedule in model compiler, in: Proc. 1st Int. Conf. Consumer Technol. (ICCT-Pacific), Matsue, Shimane, Japan, 2025, pp. 1\u20134.","DOI":"10.1109\/ICCT-Pacific63901.2025.11012902"},{"issue":"6","key":"10.1016\/j.mejo.2026.107218_b17","doi-asserted-by":"crossref","first-page":"936","DOI":"10.3390\/electronics9060936","article-title":"Deepsocs: A neural scheduler for heterogeneous system-on-chip (SoC) resource scheduling","volume":"9","author":"Sung","year":"2020","journal-title":"Electronics"},{"key":"10.1016\/j.mejo.2026.107218_b18","doi-asserted-by":"crossref","unstructured":"Z. Li, B. Yang, J. Li, T. Chen, X. Li, M. Gao, Adyna: Accelerating dynamic neural networks with adaptive scheduling, in: Proc. IEEE Int. Symp. High Perform. Comput. Archit., HPCA, 2025, pp. 549\u2013562.","DOI":"10.1109\/HPCA61900.2025.00049"},{"key":"10.1016\/j.mejo.2026.107218_b19","doi-asserted-by":"crossref","unstructured":"M. Wang, L. Dong, W. Dong, Z. Lv, A deep neural network optimization strategy based on Roofline Model, in: Proc. 3rd Int. Conf. Big Data, Artif. Intell. Internet Things Eng., ICBAIE, 2022, pp. 103\u2013109.","DOI":"10.1109\/ICBAIE56435.2022.9985917"},{"key":"10.1016\/j.mejo.2026.107218_b20","doi-asserted-by":"crossref","unstructured":"O. Bringmann, et al., Automated HW\/SW co-design for edge AI: State, challenges and steps ahead, in: Proc. Int. Conf. Hardw.\/Softw. Codesign Syst. Synth., CODES+ISSS, 2021, pp. 11\u201320.","DOI":"10.1145\/3478684.3479261"},{"key":"10.1016\/j.mejo.2026.107218_b21","doi-asserted-by":"crossref","unstructured":"B. Rashidi, et al., UNICO: Unified hardware software co-optimization for robust neural network acceleration, in: Proc. 56th Annu. IEEE\/ACM Int. Symp. Microarchit., MICRO, Toronto, ON, Canada, 2023, pp. 77\u201390.","DOI":"10.1145\/3613424.3614282"},{"key":"10.1016\/j.mejo.2026.107218_b22","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3575798","article-title":"CODEBench: A neural architecture and hardware accelerator co-design framework","volume":"22","author":"Tuli","year":"2022","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"10.1016\/j.mejo.2026.107218_b23","doi-asserted-by":"crossref","unstructured":"F. Jia, D. Zhang, T. Cao, S. Jiang, Y. Liu, J. Ren, Y. Zhang, CoDL: Efficient CPU-GPU co-execution for deep learning inference on mobile devices, in: Proc. 20th Annu. Int. Conf. Mobile Syst., Appl. Services, MobiSys, 2022, pp. 209\u2013221.","DOI":"10.1145\/3498361.3538932"},{"key":"10.1016\/j.mejo.2026.107218_b24","doi-asserted-by":"crossref","unstructured":"Y. Kim, J. Kim, D. Chae, D. Kim, J. Kim, \u03bcLayer: Low latency on-device inference using cooperative single-layer acceleration and processor-friendly quantization, in: Proc. 14th EuroSys Conf., EuroSys\u201919, 2019, pp. 1\u201315.","DOI":"10.1145\/3302424.3303950"},{"key":"10.1016\/j.mejo.2026.107218_b25","article-title":"A reconfigurable multi-precision quantization-aware nonlinear activation function hardware module for DNNs","volume":"151","author":"Hong","year":"2024","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107218_b26","article-title":"Low-power and area-efficient CIM: An SRAM-based fully-digital computing-in-memory hardware acceleration processor with approximate adder tree for multi-precision sparse neural networks","volume":"166","author":"Fang","year":"2025","journal-title":"Microelectron. J."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001748?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001748?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T04:14:29Z","timestamp":1781583269000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126001748"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8]]},"references-count":26,"alternative-id":["S1879239126001748"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107218","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"SHF: A DNNs accelerator with software\/hardware fusion mechanism","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107218","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107218"}}