{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T08:13:50Z","timestamp":1778832830828,"version":"3.51.4"},"reference-count":34,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62374049"],"award-info":[{"award-number":["62374049"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,8]]},"DOI":"10.1016\/j.mejo.2026.107220","type":"journal-article","created":{"date-parts":[[2026,4,14]],"date-time":"2026-04-14T05:06:49Z","timestamp":1776143209000},"page":"107220","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A low-power multiple network-on-chip power-gating design with bypass mechanism"],"prefix":"10.1016","volume":"174","author":[{"given":"Yiming","family":"Ouyang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0008-5955-571X","authenticated-orcid":false,"given":"Jingyu","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianhua","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"78","reference":[{"issue":"9","key":"10.1016\/j.mejo.2026.107220_b1","doi-asserted-by":"crossref","first-page":"2465","DOI":"10.1109\/TPDS.2014.2358231","article-title":"FP-NUCA: A fast NOC layer for implementing large NUCA caches","volume":"26","author":"Arora","year":"2015","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"10.1016\/j.mejo.2026.107220_b2","first-page":"1","volume":"vol. 12","author":"Jerger","year":"2017"},{"issue":"3","key":"10.1016\/j.mejo.2026.107220_b3","first-page":"872","article-title":"MRNDA: A multicast mechanism for resource-constrained NoC-based deep neural network accelerators","volume":"52","author":"Ouyang","year":"2024","journal-title":"Acta Electron. Sin."},{"issue":"5","key":"10.1016\/j.mejo.2026.107220_b4","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MM.2007.4378783","article-title":"A 5-GHz mesh interconnect for a teraflops processor","volume":"27","author":"Hoskote","year":"2007","journal-title":"IEEE Micro"},{"issue":"4","key":"10.1016\/j.mejo.2026.107220_b5","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3529106","article-title":"A segmented adaptive router for near energy-proportional networks-on-chip","volume":"21","author":"France-Pillois","year":"2022","journal-title":"ACM Trans. Embed. Comput. Syst."},{"issue":"4","key":"10.1016\/j.mejo.2026.107220_b6","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/40.782564","article-title":"Design challenges of technology scaling","volume":"19","author":"Borkar","year":"1999","journal-title":"IEEE Micro"},{"key":"10.1016\/j.mejo.2026.107220_b7","doi-asserted-by":"crossref","unstructured":"L. Chen, T.M. Pinkston, NoRD: Node-router decoupling for effective power-gating of on-chip routers, in: Proc. 45th Annu. IEEE\/ACM Int. Symp. Microarchitecture, 2012, pp. 270\u2013281.","DOI":"10.1109\/MICRO.2012.33"},{"key":"10.1016\/j.mejo.2026.107220_b8","doi-asserted-by":"crossref","unstructured":"Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, P. Bose, Microarchitectural techniques for power gating of execution units, in: Proc. Int. Symp. Low Power Electron. Design, 2004, pp. 32\u201337.","DOI":"10.1145\/1013235.1013249"},{"key":"10.1016\/j.mejo.2026.107220_b9","doi-asserted-by":"crossref","unstructured":"R. Das, O. Mutlu, T. Moscibroda, C.R. Das, Application-aware prioritization mechanisms for on-chip networks, in: Proc. 42nd Annu. IEEE\/ACM Int. Symp. Microarchitecture, New York, NY, USA, 2009, pp. 280\u2013291.","DOI":"10.1145\/1669112.1669150"},{"key":"10.1016\/j.mejo.2026.107220_b10","series-title":"Proc. 40th Annu. Int. Symp. Comput. Archit.","first-page":"320","article-title":"Catnap: Energy proportional multiple network-on-chip","author":"Das","year":"2013"},{"key":"10.1016\/j.mejo.2026.107220_b11","doi-asserted-by":"crossref","unstructured":"R. Hesse, J. Nicholls, N.E. Jerger, Fine-grained bandwidth adaptivity in networks-on-chip using bidirectional channels, in: Proc. IEEE\/ACM 6th Int. Symp. Netw.-Chip, 2012, pp. 132\u2013141.","DOI":"10.1109\/NOCS.2012.23"},{"key":"10.1016\/j.mejo.2026.107220_b12","doi-asserted-by":"crossref","unstructured":"K. Usami, N. Ohkubo, A design approach for fine-grained run-time power gating using locally extracted sleep signals, in: Proc. Int. Conf. Comput. Design, 2006, pp. 155\u2013161.","DOI":"10.1109\/ICCD.2006.4380809"},{"issue":"11","key":"10.1016\/j.mejo.2026.107220_b13","doi-asserted-by":"crossref","first-page":"1962","DOI":"10.1109\/TC.2020.3033163","article-title":"A voting approach for adaptive network-on-chip power-gating","volume":"70","author":"Huang","year":"2021","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.mejo.2026.107220_b14","doi-asserted-by":"crossref","unstructured":"H. Matsutani, M. Koibuchi, D. Ikebuchi, K. Usami, H. Nakamura, H. Amano, Ultra fine-grained run-time power gating of on-chip routers for CMPs, in: Proc. 4th ACM\/IEEE Int. Symp. Netw.-Chip, Alamitos, CA, USA, 2010, pp. 61\u201368.","DOI":"10.1109\/NOCS.2010.16"},{"key":"10.1016\/j.mejo.2026.107220_b15","series-title":"Proc. 11th IEEE\/ACM Int. Symp. Netw.-Chip","first-page":"1","article-title":"A novel approach to reduce packet latency increase caused by power gating in network-on-chip","author":"Wang","year":"2017"},{"key":"10.1016\/j.mejo.2026.107220_b16","doi-asserted-by":"crossref","unstructured":"H. Farrokhbakht, M. Taram, B. Khaleghi, S. Hessabi, TooT: An efficient and scalable power-gating method for NoC routers, in: Proc. 10th IEEE\/ACM Int. Symp. Netw.-Chip, NOCS, 2016, pp. 1\u20138.","DOI":"10.1109\/NOCS.2016.7579326"},{"key":"10.1016\/j.mejo.2026.107220_b17","doi-asserted-by":"crossref","unstructured":"H. Farrokhbakht, H.M. Kamali, N.E. Jerger, Muffin: Minimally buffered zero-delay power-gating technique in on-chip routers, in: Proc. IEEE\/ACM Int. Symp. Low Power Electron. Design, ISLPED, 2019, pp. 1\u20136.","DOI":"10.1109\/ISLPED.2019.8824806"},{"key":"10.1016\/j.mejo.2026.107220_b18","doi-asserted-by":"crossref","first-page":"286","DOI":"10.1016\/j.vlsi.2022.10.004","article-title":"A transparent virtual channel power gating method for on-chip network routers","volume":"88","author":"Zhou","year":"2023","journal-title":"Integration"},{"issue":"2","key":"10.1016\/j.mejo.2026.107220_b19","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/MM.2002.997877","article-title":"The raw microprocessor: A computational fabric for software circuits and general-purpose programs","volume":"22","author":"Taylor","year":"2002","journal-title":"IEEE Micro"},{"issue":"5","key":"10.1016\/j.mejo.2026.107220_b20","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/MM.2007.4378780","article-title":"On-chip interconnection architecture of the tile processor","volume":"27","author":"Wentzlaff","year":"2007","journal-title":"IEEE Micro"},{"key":"10.1016\/j.mejo.2026.107220_b21","doi-asserted-by":"crossref","DOI":"10.1016\/j.compeleceng.2020.106578","article-title":"ChangeSUB: A power efficient multiple network-on-chip architecture","volume":"83","author":"Baharloo","year":"2020","journal-title":"Comput. Electr. Eng."},{"issue":"2","key":"10.1016\/j.mejo.2026.107220_b22","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/MM.2016.25","article-title":"Knights landing: Second-generation Intel Xeon Phi product","volume":"36","author":"Sodani","year":"2016","journal-title":"IEEE Micro"},{"key":"10.1016\/j.mejo.2026.107220_b23","doi-asserted-by":"crossref","unstructured":"B.K. Daya, et al., SCORPIO: A 36-core research chip demonstrating snoopy coherence on a scalable mesh NoC with in-network ordering, in: Proc. ACM\/IEEE 41st Int. Symp. Comput. Architecture, ISCA, 2014, pp. 25\u201336.","DOI":"10.1109\/ISCA.2014.6853232"},{"key":"10.1016\/j.mejo.2026.107220_b24","series-title":"Proc. 9th Int. Symp. Netw.-Chip","first-page":"1","article-title":"Data criticality in network-on-chip design","author":"Miguel","year":"2015"},{"issue":"1","key":"10.1016\/j.mejo.2026.107220_b25","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/TC.2009.129","article-title":"Heterogeneous interconnects for energy-efficient message management in CMPs","volume":"59","author":"Flores","year":"2010","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.mejo.2026.107220_b26","doi-asserted-by":"crossref","unstructured":"H. Bokhari, H. Javaid, M. Shafique, J. Henkel, S. Parameswaran, DarkNoC: Designing energy-efficient network-on-chip with multi-Vt cells for dark silicon, in: Proc. 51st Annu. Design Autom. Conf., 2014, pp. 1\u20136.","DOI":"10.1145\/2593069.2593117"},{"issue":"4","key":"10.1016\/j.mejo.2026.107220_b27","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1109\/TC.2019.2959307","article-title":"Bufferless network-on-chips with bridged multiple subnetworks for deflection reduction and energy savings","volume":"69","author":"Xiang","year":"2020","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"10.1016\/j.mejo.2026.107220_b28","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1109\/TETC.2016.2597799","article-title":"An energy-efficient NoC router with adaptive fault-tolerance using channel slicing and on-demand TMR","volume":"6","author":"Li","year":"2018","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"10.1016\/j.mejo.2026.107220_b29","series-title":"IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings","first-page":"510","article-title":"Design-space exploration of power-aware on\/off interconnection networks","author":"Soteriou","year":"2004"},{"key":"10.1016\/j.mejo.2026.107220_b30","series-title":"Proc. IEEE 26th Int. Conf. Appl.-Specific Syst., Architectures Processors","first-page":"162","article-title":"Noxim: An open, extensible and cycle-accurate network on chip simulator","author":"Catania","year":"2015"},{"key":"10.1016\/j.mejo.2026.107220_b31","doi-asserted-by":"crossref","unstructured":"C. Sun, et al., DSENT\u2014A tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling, in: Proc. IEEE\/ACM 6th Int. Symp. Netw.-Chip, 2012, pp. 201\u2013210.","DOI":"10.1109\/NOCS.2012.31"},{"key":"10.1016\/j.mejo.2026.107220_b32","series-title":"Proc. 3rd Int. Workshop Netw. Chip Architectures","first-page":"31","article-title":"Netrace: Dependency-driven trace-based network-on-chip simulation","author":"Hestness","year":"2010"},{"key":"10.1016\/j.mejo.2026.107220_b33","doi-asserted-by":"crossref","unstructured":"C. Bienia, S. Kumar, J.P. Singh, K. Li, The PARSEC benchmark suite: Characterization and architectural implications, in: Proc. 17th Int. Conf. Parallel Architectures Compilation Techn, 2008, pp. 72\u201381.","DOI":"10.1145\/1454115.1454128"},{"issue":"5","key":"10.1016\/j.mejo.2026.107220_b34","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3462700","article-title":"TAMA: Turn-aware mapping and architecture\u2014A power-efficient network-on-chip approach","volume":"20","author":"Aligholipour","year":"2021","journal-title":"ACM Trans. Embed. Comput. Syst."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001761?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001761?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,5,15]],"date-time":"2026-05-15T08:02:54Z","timestamp":1778832174000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126001761"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8]]},"references-count":34,"alternative-id":["S1879239126001761"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107220","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A low-power multiple network-on-chip power-gating design with bypass mechanism","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107220","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107220"}}