{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T18:16:45Z","timestamp":1783189005976,"version":"3.54.6"},"reference-count":16,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62574222"],"award-info":[{"award-number":["62574222"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100018537","name":"National Science and Technology Major Project","doi-asserted-by":"publisher","award":["2024ZD0604600"],"award-info":[{"award-number":["2024ZD0604600"]}],"id":[{"id":"10.13039\/501100018537","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002367","name":"Chinese Academy of Sciences","doi-asserted-by":"publisher","award":["XDB0980000"],"award-info":[{"award-number":["XDB0980000"]}],"id":[{"id":"10.13039\/501100002367","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,8]]},"DOI":"10.1016\/j.mejo.2026.107225","type":"journal-article","created":{"date-parts":[[2026,4,24]],"date-time":"2026-04-24T15:16:32Z","timestamp":1777043792000},"page":"107225","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A 5.4-GHz reference-sampling PLL-sub-sampling DLL cascaded frequency synthesizer achieving 85.7-fs RMS jitter in 65-nm CMOS"],"prefix":"10.1016","volume":"174","author":[{"given":"Ruixi","family":"Yu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongyu","family":"Ren","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Li","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yunbo","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zunsong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuan","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaoyu","family":"Shan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kai","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bo","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"9","key":"10.1016\/j.mejo.2026.107225_bib1","doi-asserted-by":"crossref","first-page":"4584","DOI":"10.1109\/TCSI.2025.3529018","article-title":"Design and analysis of a type-II sampling PLL with automatic frequency and phase calibrations achieving 0.62-\u03bcs locking time","volume":"72","author":"Yang","year":"2025","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"10.1016\/j.mejo.2026.107225_bib2","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2023.105890","article-title":"A 4 GHz FLL-less fast-locking sampling PLL with gain-boosted sampling phase-frequency detector in 28 nm CMOS","volume":"139","author":"Yang","year":"2023","journal-title":"Microelectron. J."},{"issue":"3","key":"10.1016\/j.mejo.2026.107225_bib3","doi-asserted-by":"crossref","first-page":"703","DOI":"10.1109\/JSSC.2017.2788876","article-title":"A low-jitter ring-oscillator phase-locked loop using feedforward noise cancellation with a sub-sampling phase detector","volume":"53","author":"Nagam","year":"2018","journal-title":"IEEE J. Solid State Circ."},{"key":"10.1016\/j.mejo.2026.107225_bib4","series-title":"Proc. IEEE Int. Symp. Circuits Syst","first-page":"2881","article-title":"A ring-oscillator sub-sampling PLL with hybrid loop using generator-based design flow","author":"Wang","year":"2022"},{"issue":"7","key":"10.1016\/j.mejo.2026.107225_bib5","doi-asserted-by":"crossref","first-page":"2118","DOI":"10.1109\/TCSI.2017.2779514","article-title":"A 2.1-GHz third-order cascaded PLL with sub-sampling DLL and clock-skew-sampling phase detector","volume":"65","author":"Huang","year":"2018","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"2","key":"10.1016\/j.mejo.2026.107225_bib6","first-page":"269","article-title":"A low-jitter sub-sampling PLL with a sub-sampling DLL","volume":"69","author":"Qian","year":"2022","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"issue":"5","key":"10.1016\/j.mejo.2026.107225_bib7","doi-asserted-by":"crossref","first-page":"403","DOI":"10.1109\/LMWC.2022.3149274","article-title":"A 2.4-GHz sub-sampling PLL with an adaptive and no power contribution FLL achieving 103.58 fs rms jitter and \u2212257.8 dB FoM","volume":"32","author":"Ji","year":"2022","journal-title":"IEEE Microw. Wireless Compon. Lett."},{"issue":"5","key":"10.1016\/j.mejo.2026.107225_bib8","doi-asserted-by":"crossref","first-page":"1407","DOI":"10.1109\/JSSC.2018.2889690","article-title":"A 2.4-GHz reference-sampling phase-locked loop that simultaneously achieves low-noise and low-spur performance","volume":"54","author":"Sharma","year":"2019","journal-title":"IEEE J. Solid State Circ."},{"issue":"12","key":"10.1016\/j.mejo.2026.107225_bib9","doi-asserted-by":"crossref","first-page":"4774","DOI":"10.1109\/TCSI.2022.3201939","article-title":"A 6-to-7.5-GHz 54-fs rms jitter type-II reference-sampling PLL featuring a gain-boosting phase detector for in-band phase-noise reduction","volume":"69","author":"Xu","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"10.1016\/j.mejo.2026.107225_bib10","doi-asserted-by":"crossref","DOI":"10.1109\/LMWT.2026.3660887","article-title":"A 0.3-V Double-8-Shaped inductors-based voltage-controlled oscillator with tail filtering in 65-nm CMOS","author":"Yu","year":"2026","journal-title":"IEEE Microw. Wireless Technol. Lett., early access"},{"issue":"10","key":"10.1016\/j.mejo.2026.107225_bib11","doi-asserted-by":"crossref","first-page":"2993","DOI":"10.1109\/JSSC.2021.3089930","article-title":"Reference oversampling PLL achieving \u2212256-dB FoM and \u221278-dBc reference spur","volume":"56","author":"Seol","year":"2021","journal-title":"IEEE J. Solid State Circ."},{"issue":"11","key":"10.1016\/j.mejo.2026.107225_bib12","doi-asserted-by":"crossref","first-page":"6338","DOI":"10.1109\/TCSI.2025.3571723","article-title":"A reference oversampling PLL with a FoMREF of \u2212240.1 dB enabled by a capacitive parasitic-proof ring oscillator and a time-multiplexed Gm stage","volume":"72","author":"Cai","year":"2025","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"key":"10.1016\/j.mejo.2026.107225_bib13","doi-asserted-by":"crossref","first-page":"102","DOI":"10.1109\/LSSC.2020.3007687","article-title":"A \u2212254.1-dB FoM 2.4-GHz subsampling PLL with a \u221276-dBc reference spur by employing a varactor-based cancellation technique","volume":"3","author":"Lee","year":"2020","journal-title":"IEEE Solid-State Circuits Lett."},{"key":"10.1016\/j.mejo.2026.107225_bib14","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2024.106483","article-title":"A 1-V 3.9\u20135.2-GHz reference-sampling PLL with 168-fs rms integrated jitter and \u221276-dBc reference spur","volume":"155","author":"Bu","year":"2025","journal-title":"Microelectron. J."},{"issue":"11","key":"10.1016\/j.mejo.2026.107225_bib15","first-page":"1716","article-title":"A gain-boosting reference-double-sampling PLL using tail-feedback VCO with implicit common-mode resonance","volume":"72","author":"Wu","year":"2025","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"10.1016\/j.mejo.2026.107225_bib16","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2025.106743","article-title":"A cross-voltage-domain sub-sampling phase-locked loop operating from 6.0 GHz to 8.8 GHz","volume":"163","author":"Deng","year":"2025","journal-title":"Microelectron. J."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001815?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001815?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T17:26:30Z","timestamp":1783185990000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126001815"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8]]},"references-count":16,"alternative-id":["S1879239126001815"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107225","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A 5.4-GHz reference-sampling PLL-sub-sampling DLL cascaded frequency synthesizer achieving 85.7-fs RMS jitter in 65-nm CMOS","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107225","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107225"}}