{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T10:23:49Z","timestamp":1783074229196,"version":"3.54.6"},"reference-count":32,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100007129","name":"Natural Science Foundation of Shandong Province","doi-asserted-by":"publisher","award":["ZR2024LZH012"],"award-info":[{"award-number":["ZR2024LZH012"]}],"id":[{"id":"10.13039\/501100007129","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007129","name":"Natural Science Foundation of Shandong Province","doi-asserted-by":"publisher","award":["ZR2023ZD03-01"],"award-info":[{"award-number":["ZR2023ZD03-01"]}],"id":[{"id":"10.13039\/501100007129","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007129","name":"Natural Science Foundation of Shandong Province","doi-asserted-by":"publisher","award":["2025TSGCCZZB0683"],"award-info":[{"award-number":["2025TSGCCZZB0683"]}],"id":[{"id":"10.13039\/501100007129","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,8]]},"DOI":"10.1016\/j.mejo.2026.107243","type":"journal-article","created":{"date-parts":[[2026,5,6]],"date-time":"2026-05-06T16:29:53Z","timestamp":1778084993000},"page":"107243","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["An LSTM-guided variable step-size NLMS digital background calibration technique for 16-bit SAR ADC with weight-domain split-ADC architecture"],"prefix":"10.1016","volume":"174","author":[{"given":"Chongzhao","family":"Xu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weikuan","family":"Qiu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haoran","family":"Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiacong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-6844-519X","authenticated-orcid":false,"given":"Chao","family":"Cao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haijun","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"2","key":"10.1016\/j.mejo.2026.107243_b1","doi-asserted-by":"crossref","first-page":"200","DOI":"10.1109\/TBCAS.2022.3147954","article-title":"A 14-b 20-MS\/s 78.8 dB-SNDR energy-efficient SAR ADC with background mismatch calibration and noise-reduction techniques for portable medical ultrasound systems","volume":"16","author":"Liang","year":"2022","journal-title":"IEEE Trans. Biomed. Circuits Syst."},{"issue":"6","key":"10.1016\/j.mejo.2026.107243_b2","doi-asserted-by":"crossref","first-page":"2249","DOI":"10.1109\/TCSI.2022.3166792","article-title":"Low-power SAR ADC design: Overview and survey of state-of-the-art techniques","volume":"69","author":"Tang","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.mejo.2026.107243_b3","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2024.106351","article-title":"A foreground calibration technique with multi-level dither for a 14-bit 1-MS\/s SAR ADC","volume":"152","author":"Wang","year":"2024","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107243_b4","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2022.105618","article-title":"A 16-bit 2.5-MS\/s SAR ADC with on-chip foreground calibration","volume":"130","author":"Zhang","year":"2022","journal-title":"Microelectron. J."},{"issue":"2","key":"10.1016\/j.mejo.2026.107243_b5","first-page":"534","article-title":"A real-time rotation calibration for interchannel offset mismatch in time-interleaved SAR ADCs","volume":"33","author":"Luo","year":"2025","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"2","key":"10.1016\/j.mejo.2026.107243_b6","first-page":"221","article-title":"Split-delta background calibration for SAR ADCs","volume":"64","author":"Pena-Ramos","year":"2017","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"7","key":"10.1016\/j.mejo.2026.107243_b7","doi-asserted-by":"crossref","first-page":"2181","DOI":"10.1109\/JSSC.2021.3137540","article-title":"A 13-bit ENOB third-order noise-shaping SAR ADC employing hybrid error control structure and LMS-based foreground digital calibration","volume":"57","author":"Zhang","year":"2022","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"11","key":"10.1016\/j.mejo.2026.107243_b8","doi-asserted-by":"crossref","first-page":"2279","DOI":"10.1109\/TVLSI.2018.2865595","article-title":"Gain error calibrations for two-step ADCs: Optimizations either in accuracy or chip area","volume":"26","author":"Wang","year":"2018","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"6","key":"10.1016\/j.mejo.2026.107243_b9","doi-asserted-by":"crossref","first-page":"2504","DOI":"10.1109\/TIM.2007.907950","article-title":"Digital domain measurement and cancellation of residue amplifier nonlinearity in pipelined ADCs","volume":"56","author":"Murmann","year":"2007","journal-title":"IEEE Trans. Instrum. Meas."},{"issue":"11","key":"10.1016\/j.mejo.2026.107243_b10","doi-asserted-by":"crossref","first-page":"2661","DOI":"10.1109\/JSSC.2011.2163556","article-title":"A 12-bit, 45-MS\/s, 3-mW redundant successive-approximation-register analog-to-digital converter with digital calibration","volume":"46","author":"Liu","year":"2011","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107243_b11","series-title":"IEEE International Solid-State Circuits Conference","first-page":"242","article-title":"A signal-independent background-calibrating 20b 1MS\/s SAR ADC with 0.3ppm INL","author":"Li","year":"2018"},{"key":"10.1016\/j.mejo.2026.107243_b12","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2023.105767","article-title":"LMS-based digital background mismatch calibration technique for SAR ADC","volume":"136","author":"Wan","year":"2023","journal-title":"Microelectron. J."},{"issue":"9","key":"10.1016\/j.mejo.2026.107243_b13","doi-asserted-by":"crossref","first-page":"795","DOI":"10.1016\/j.mejo.2015.06.013","article-title":"A background digital calibration of split-capacitor 16-bit SAR ADC with sub-binary architecture","volume":"46","author":"Cao","year":"2015","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107243_b14","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2022.105541","article-title":"A 14-bit 1.2-V low power SAR ADC with digital background calibration in 0.18 \u03bcm CMOS","volume":"127","author":"Tong","year":"2022","journal-title":"Microelectron. J."},{"issue":"10","key":"10.1016\/j.mejo.2026.107243_b15","doi-asserted-by":"crossref","first-page":"2355","DOI":"10.1109\/TCSI.2011.2123590","article-title":"All-digital background calibration of a successive approximation ADC using the \u201csplit ADC\u201d architecture","volume":"58","author":"McNeill","year":"2011","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"2","key":"10.1016\/j.mejo.2026.107243_b16","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1109\/TCSI.2008.2001830","article-title":"Digital background-calibration algorithm for \u201csplit ADC\u201d architecture","volume":"56","author":"McNeill","year":"2009","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.mejo.2026.107243_b17","series-title":"IEEE International Symposium on Circuits and Systems","first-page":"1","article-title":"All-digital background calibration of a pipelined-SAR ADC using the \u201csplit ADC\u201d architecture","author":"Zhou","year":"2023"},{"issue":"8","key":"10.1016\/j.mejo.2026.107243_b18","first-page":"2789","article-title":"Capacitor mismatch calibration of a 16-bit SAR ADC using optimized segmentation and shuffling scheme","volume":"70","author":"Du","year":"2023","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2026.107243_b19","article-title":"A 14-bit 1-MS\/s SAR ADC with a segmented capacitor array and background mismatch calibration for IoT sensing applications","volume":"139","author":"Zhang","year":"2023","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107243_b20","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2024.106547","article-title":"A fast LMS-based digital background calibration technique for 16-bit SAR ADC with modified shuffling scheme","volume":"156","author":"Wang","year":"2025","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107243_b21","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2021.105113","article-title":"A digital background calibration scheme for non-linearity of SAR ADC using back-propagation algorithm","volume":"114","author":"Lu","year":"2021","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107243_b22","article-title":"A digital background calibration method for SAR ADC based on dual-layer feedforward neural network","volume":"157","author":"Deng","year":"2025","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107243_b23","article-title":"A calibration scheme for SAR ADCs based on capacitor weight optimization using an improved simulated annealing algorithm","volume":"156","author":"Wang","year":"2025","journal-title":"Microelectron. J."},{"issue":"6","key":"10.1016\/j.mejo.2026.107243_b24","doi-asserted-by":"crossref","DOI":"10.1088\/1674-4926\/23120049","article-title":"A 16-bit 18-MSPS flash-assisted SAR ADC with hybrid synchronous and asynchronous control logic","volume":"45","author":"Ji","year":"2024","journal-title":"J. Semicond."},{"key":"10.1016\/j.mejo.2026.107243_b25","first-page":"347","article-title":"High-resolution calibrated successive-approximation-register analog-to-digital converter","volume":"87","author":"Ding","year":"2022","journal-title":"Integr. VLSI J."},{"key":"10.1016\/j.mejo.2026.107243_b26","series-title":"Adaptive Filter Theory","author":"Haykin","year":"2002"},{"issue":"8","key":"10.1016\/j.mejo.2026.107243_b27","doi-asserted-by":"crossref","first-page":"1735","DOI":"10.1162\/neco.1997.9.8.1735","article-title":"Long short-term memory","volume":"9","author":"Hochreiter","year":"1997","journal-title":"Neural Comput."},{"issue":"1","key":"10.1016\/j.mejo.2026.107243_b28","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/PROC.1978.10837","article-title":"On the use of windows for harmonic analysis with the discrete Fourier transform","volume":"66","author":"Harris","year":"1978","journal-title":"Proc. IEEE"},{"key":"10.1016\/j.mejo.2026.107243_b29","series-title":"IEEE Std 1241-2010 (Revision of IEEE Std 1241-2000)","first-page":"1","article-title":"IEEE standard for terminology and test methods for analog-to-digital converters","author":"IEEE Instrumentation and Measurement Society","year":"2011"},{"key":"10.1016\/j.mejo.2026.107243_b30","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2025.106766","article-title":"A background calibration technique for SAR ADCs with split capacitor array","volume":"163","author":"Wang","year":"2025","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107243_b31","series-title":"IEEE Custom Integrated Circuits Conference","first-page":"1","article-title":"Circuits-informed machine learning technique for blind open-loop digital calibration of SAR ADC","author":"Bhanushali","year":"2025"},{"key":"10.1016\/j.mejo.2026.107243_b32","series-title":"IEEE 12th International New Circuits and Systems Conference","first-page":"53","article-title":"A fully digital background calibration of timing skew in undersampling TI-ADC","author":"Le Duc","year":"2014"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001992?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126001992?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,3]],"date-time":"2026-07-03T10:12:07Z","timestamp":1783073527000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126001992"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8]]},"references-count":32,"alternative-id":["S1879239126001992"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107243","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"An LSTM-guided variable step-size NLMS digital background calibration technique for 16-bit SAR ADC with weight-domain split-ADC architecture","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107243","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107243"}}