{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T04:53:57Z","timestamp":1781585637825,"version":"3.54.5"},"reference-count":22,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,8,1]],"date-time":"2026-08-01T00:00:00Z","timestamp":1785542400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,8]]},"DOI":"10.1016\/j.mejo.2026.107247","type":"journal-article","created":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T23:35:46Z","timestamp":1778196946000},"page":"107247","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Win-CIM: A Winograd-optimized full-Digital Computing-in-Memory accelerator for general convolution in CNNs"],"prefix":"10.1016","volume":"174","author":[{"given":"Han","family":"Xiao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuanzhen","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruiyong","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yulan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jing","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107247_b1","doi-asserted-by":"crossref","unstructured":"R. Girshick, J. Donahue, T. Darrell, J. Malik, Rich feature hierarchies for accurate object detection and semantic segmentation, in: Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, 2014, pp. 580\u2013587.","DOI":"10.1109\/CVPR.2014.81"},{"key":"10.1016\/j.mejo.2026.107247_b2","doi-asserted-by":"crossref","unstructured":"J. Redmon, A. Farhadi, YOLO9000: better, faster, stronger, in: Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, 2017, pp. 7263\u20137271.","DOI":"10.1109\/CVPR.2017.690"},{"key":"10.1016\/j.mejo.2026.107247_b3","doi-asserted-by":"crossref","unstructured":"A. Lavin, S. Gray, Fast algorithms for convolutional neural networks, in: Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, 2016, pp. 4013\u20134021.","DOI":"10.1109\/CVPR.2016.435"},{"issue":"12","key":"10.1016\/j.mejo.2026.107247_b4","doi-asserted-by":"crossref","first-page":"2816","DOI":"10.1109\/TVLSI.2019.2941250","article-title":"High-performance CNN accelerator on FPGA using unified winograd-gemm architecture","volume":"27","author":"Kala","year":"2019","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10.1016\/j.mejo.2026.107247_b5","series-title":"2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines","first-page":"101","article-title":"Evaluating fast algorithms for convolutional neural networks on FPGAs","author":"Lu","year":"2017"},{"issue":"3","key":"10.1016\/j.mejo.2026.107247_b6","doi-asserted-by":"crossref","first-page":"43","DOI":"10.1109\/MSSC.2019.2922889","article-title":"In-memory computing: Advances and prospects","volume":"11","author":"Verma","year":"2019","journal-title":"IEEE Solid-State Circuits Mag."},{"issue":"3","key":"10.1016\/j.mejo.2026.107247_b7","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1109\/MCAS.2021.3092533","article-title":"Compute-in-memory chips for deep learning: Recent trends and prospects","volume":"21","author":"Yu","year":"2021","journal-title":"IEEE Circuits Syst. Mag."},{"key":"10.1016\/j.mejo.2026.107247_b8","article-title":"A 9T-SRAM based computing-in-memory with redundant unit and digital operation for boolean logic and MAC","volume":"145","author":"Li","year":"2024","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107247_b9","article-title":"Configurable in-memory computing architecture based on dual-port SRAM","volume":"147","author":"Zhao","year":"2024","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107247_b10","series-title":"2020 IEEE International Solid-State Circuits Conference-","first-page":"246","article-title":"15.5 A 28nm 64kb 6T SRAM computing-in-memory macro with 8b mac operation for AI edge chips","author":"Si","year":"2020"},{"key":"10.1016\/j.mejo.2026.107247_b11","doi-asserted-by":"crossref","unstructured":"Y. Chihet, An 89 TOPS\/W and 16.3 TOPS\/mm 2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications, in: IEEE Int. Solid-State Circuits Conf.(ISSCC) Dig. Tech. Papers, 2021, pp. 252\u2013254.","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"issue":"1","key":"10.1016\/j.mejo.2026.107247_b12","doi-asserted-by":"crossref","first-page":"243","DOI":"10.1109\/JSSC.2022.3222059","article-title":"ReDCIM: Reconfigurable digital computing-in-memory processor with unified FP\/INT pipeline for cloud AI acceleration","volume":"58","author":"Tu","year":"2022","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107247_b13","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2025.106903","article-title":"Low-power and area-efficient CIM: An SRAM-based fully-digital computing-in-memory hardware acceleration processor with approximate adder tree for multi-precision sparse neural networks","author":"Fang","year":"2025","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107247_b14","article-title":"A 128 Kb DAC-less 6T SRAM computing-in-memory macro with prioritized subranging ADC for AI edge applications","volume":"126","author":"Xiao","year":"2022","journal-title":"Microelectron. J."},{"issue":"7","key":"10.1016\/j.mejo.2026.107247_b15","doi-asserted-by":"crossref","first-page":"3214","DOI":"10.1109\/TCSI.2024.3384271","article-title":"PipeCIM: a high-throughput computing-in-memory microprocessor with nested pipeline and RISC-V extended instructions","volume":"71","author":"Chen","year":"2024","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"2","key":"10.1016\/j.mejo.2026.107247_b16","doi-asserted-by":"crossref","first-page":"634","DOI":"10.1109\/TCSI.2023.3338471","article-title":"WinTA: An efficient reconfigurable CNN training accelerator with decomposition winograd","volume":"71","author":"Lu","year":"2023","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"9","key":"10.1016\/j.mejo.2026.107247_b17","doi-asserted-by":"crossref","first-page":"3007","DOI":"10.1109\/TCSI.2020.2985727","article-title":"A stride-based convolution decomposition method to stretch CNN acceleration algorithms for efficient and flexible hardware implementation","volume":"67","author":"Yang","year":"2020","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"3","key":"10.1016\/j.mejo.2026.107247_b18","first-page":"118","article-title":"Booth multiplier: Ease of multiplication","volume":"3","author":"Chandel","year":"2013","journal-title":"Int. J. Emerg. Technol. Adv. Eng."},{"issue":"3","key":"10.1016\/j.mejo.2026.107247_b19","doi-asserted-by":"crossref","first-page":"877","DOI":"10.1109\/JSSC.2022.3199077","article-title":"A 8-b-precision 6T SRAM computing-in-memory macro using segmented-bitline charge-sharing scheme for AI edge chips","volume":"58","author":"Su","year":"2022","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"10.1016\/j.mejo.2026.107247_b20","doi-asserted-by":"crossref","first-page":"347","DOI":"10.1109\/JSSC.2024.3409356","article-title":"A 28-nm 19.9-to-258.5-TOPS\/W 8b digital computing-in-memory processor with two-cycle macro featuring winograd-domain convolution and macro-level parallel dual-side sparsity","volume":"60","author":"Wu","year":"2024","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"10.1016\/j.mejo.2026.107247_b21","doi-asserted-by":"crossref","first-page":"3032","DOI":"10.1109\/JSSC.2024.3375359","article-title":"A 28-nm 64-kb 31.6-TFLOPS\/W digital-domain floating-point-computing-unit and double-bit 6T-SRAM computing-in-memory macro for floating-point CNNs","volume":"59","author":"Guo","year":"2024","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107247_b22","article-title":"An efficient and precision-reconfigurable digital CIM macro for DNN accelerators","author":"Zou","year":"2024","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002031?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002031?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,6,16]],"date-time":"2026-06-16T04:15:50Z","timestamp":1781583350000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126002031"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,8]]},"references-count":22,"alternative-id":["S1879239126002031"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107247","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,8]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Win-CIM: A Winograd-optimized full-Digital Computing-in-Memory accelerator for general convolution in CNNs","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107247","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107247"}}