{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,5]],"date-time":"2026-08-05T00:48:09Z","timestamp":1785890889075,"version":"3.56.0"},"reference-count":31,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U2441247"],"award-info":[{"award-number":["U2441247"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92364202"],"award-info":[{"award-number":["92364202"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1016\/j.mejo.2026.107279","type":"journal-article","created":{"date-parts":[[2026,5,25]],"date-time":"2026-05-25T16:19:18Z","timestamp":1779725958000},"page":"107279","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["An RRAM digital computing-in-memory macro using multi-level cell encoding and single reference readout scheme"],"prefix":"10.1016","volume":"175","author":[{"ORCID":"https:\/\/orcid.org\/0009-0006-3434-5682","authenticated-orcid":false,"given":"Hanghang","family":"Gao","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zexue","family":"Bian","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhongze","family":"Han","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhi","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhidao","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junzhe","family":"Shen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Junyu","family":"Zhu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jing","family":"Liu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hongyang","family":"Hu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chunmeng","family":"Dou","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107279_b1","doi-asserted-by":"crossref","unstructured":"Yu-Der Chih, Po-Hao Lee, Hidehiro Fujiwara, Yi-Chun Shih, Chia-Fu Lee, Rawan Naous, Yu-Lin Chen, Chieh-Pu Lo, Cheng-Han Lu, Haruki Mori, Wei-Chang Zhao, Dar Sun, Mahmut E. Sinangil, Yen-Huei Chen, Tan-Li Chou, Kerem Akarvardar, Hung-Jen Liao, Yih Wang, Meng-Fan Chang, Tsung-Yung Jonathan Chang, 16.4 An 89TOPS\/W and 16.3TOPS\/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications, in: 2021 IEEE International Solid-State Circuits Conference, ISSCC, Vol. 64, 2021, pp. 252\u2013254.","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"issue":"1","key":"10.1016\/j.mejo.2026.107279_b2","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1109\/JSSC.2024.3470211","article-title":"A 22 nm floating-point ReRAM compute-in-memory macro using residue-shared ADC for AI edge device","volume":"60","author":"Hsu","year":"2025","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107279_b3","doi-asserted-by":"crossref","unstructured":"De-Qi You, Win-San Khwa, Bo Zhang, Fang-Yi Chen, Andrew Lee, Yu-Cheng Hung, Yi-Ming Li, Yu-Hui Wang, Chung-Chuan Lo, Ren-Shuo Liu, Kea-Tiong Tang, Chih-Cheng Hsieh, Yu-Der Chih, Tsung-Yung Jonathan Chang, Meng-Fan Chang, 14.1 A 22nm 104.5TOPS\/W \u03bc-NMC-\u0394-IMC Heterogeneous STT-MRAM CIM Macro for Noise-Tolerant Bayesian Neural Networks, in: 2025 IEEE International Solid-State Circuits Conference, ISSCC, Vol. 68, 2025, pp. 1\u20133.","DOI":"10.1109\/ISSCC49661.2025.10904540"},{"key":"10.1016\/j.mejo.2026.107279_b4","doi-asserted-by":"crossref","unstructured":"Hidehiro Fujiwara, Haruki Mori, Wei-Chang Zhao, Kinshuk Khare, Cheng-En Lee, Xiaochen Peng, Vineet Joshi, Chao-Kai Chuang, Shu-Huan Hsu, Takeshi Hashizume, Toshiaki Naganuma, Chen-Hung Tien, Yao-Yi Liu, Yen-Chien Lai, Chia-Fu Lee, Tan-Li Chou, Kerem Akarvardar, Saman Adham, Yih Wang, Yu-Der Chih, Yen-Huei Chen, Hung-Jen Liao, Tsung-Yung Jonathan Chang, 34.4 A 3nm, 32.5TOPS\/W, 55.0TOPS\/mm2 and 3.78Mb\/mm2 Fully-Digital Compute-in-Memory Macro Supporting INT12 \u00d7 INT12 with a Parallel-MAC Architecture and Foundry 6T-SRAM Bit Cell, in: 2024 IEEE International Solid-State Circuits Conference, ISSCC, Vol. 67, 2024, pp. 572\u2013574.","DOI":"10.1109\/ISSCC49657.2024.10454556"},{"key":"10.1016\/j.mejo.2026.107279_b5","doi-asserted-by":"crossref","unstructured":"Yi-Cheng Huang, Shang-Hsuan Liu, Hsu-Shun Chen, Hsin-Chang Feng, Chih-Feng Li, Chou-Ying Yang, Wei-Keng Chang, Chang-Feng Yang, Chun-Yu Wu, Yen-Cheng Lin, Tsung-Tse Yang, Chih-Yang Chang, Wen-Ting Chu, Harry Chuang, Yih Wang, Yu-Der Chih, Tsung-Yung Jonathan Chang, 15.7 A 32Mb RRAM in a 12nm FinFet Technology with a 0.0249\u03bc m2 Bit-Cell, a 3.2GB\/S Read Throughput, a 10KCycle Write Endurance and a 10-Year Retention at 105 \u00b0C, in: 2024 IEEE International Solid-State Circuits Conference, ISSCC, Vol. 67, 2024, pp. 288\u2013290.","DOI":"10.1109\/ISSCC49657.2024.10454367"},{"key":"10.1016\/j.mejo.2026.107279_b6","doi-asserted-by":"crossref","unstructured":"Yi Gao, Zongwei Wang, Ruiqing Xie, Yuhang Yang, Lin Bao, Ling Liang, Zheng Zhou, Yimao Cai, First Demonstration of In-MVM XOR-Decryption based on 40nm RRAM Chip for Secure Point Cloud Processing, in: 2025 IEEE International Electron Devices Meeting, IEDM, 2025, pp. 1\u20134.","DOI":"10.1109\/IEDM50572.2025.11353590"},{"key":"10.1016\/j.mejo.2026.107279_b7","doi-asserted-by":"crossref","unstructured":"Jingwei Sun, Zongwei Wang, Zhixing Cai, Shengyu Bao, Zimeng Wu, Yanbang Chu, Heng Wu, Yingchen Ji, Ruiqing Xie, Lin Bao, Zheng Zhou, Ling Liang, Zhizhen Yu, Gaoming Feng, Ao Guo, Yifei Lu, Chen Li, Shoumian Chen, Yuhang Zhao, Yimao Cai, Ru Huang, High-Density RRAM for Advanced Logic Process: A Hybrid-Driven Cell with Self-Aligned Isolation Scalable to FinFET Technology, in: 2025 IEEE International Electron Devices Meeting, IEDM, 2025, pp. 1\u20134.","DOI":"10.1109\/IEDM50572.2025.11353522"},{"issue":"1","key":"10.1016\/j.mejo.2026.107279_b8","doi-asserted-by":"crossref","first-page":"5897","DOI":"10.1038\/s41467-025-61025-4","article-title":"A near-threshold memristive computing-in-memory engine for edge intelligence","volume":"16","author":"Wang","year":"2026","journal-title":"Nat. Commun."},{"issue":"8","key":"10.1016\/j.mejo.2026.107279_b9","doi-asserted-by":"crossref","DOI":"10.1007\/s11432-022-3627-8","article-title":"Design memristor-based computing-in-memory for AI accelerators considering the interplay between devices, circuits, and system","volume":"66","author":"An","year":"2023","journal-title":"Sci. China Inf. Sci."},{"key":"10.1016\/j.mejo.2026.107279_b10","unstructured":"Linfang Wang, Wang Ye, Jinru Lai, Jing Liu, Jianguo Yang, Xin Si, Changxing Huo, Chunmeng Dou, Xiaoxin Xu, Qi Liu, Dashan Shang, Feng Zhang, Hangbing Lv, Meng-Fan Chang, Hiroshi Iwai, Ming Liu, A 14nm 100Kb 2T1R Transpose RRAM with >150X resistance ratio enhancement and 27.95% reduction on energy-latency product using low-power near threshold read operation and fast data-line current stabling scheme, in: 2021 Symposium on VLSI Technology, 2021, pp. 1\u20132."},{"issue":"10","key":"10.1016\/j.mejo.2026.107279_b11","doi-asserted-by":"crossref","first-page":"2839","DOI":"10.1109\/JSSC.2023.3280357","article-title":"A 28-nm RRAM computing-in-memory macro using weighted hybrid 2T1R cell array and reference subtracting sense amplifier for AI edge inference","volume":"58","author":"Ye","year":"2023","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107279_b12","doi-asserted-by":"crossref","unstructured":"Chunmeng Dou, Xiaoxin Xu, Xumeng Zhang, Linfang Wang, Wang Ye, Junjie An, Jianguo Yang, Qing Luo, Tuo Shi, Jing Liu, Dashan Shang, Feng Zhang, Qi Liu, Ming Liu, Enabling RRAM-Based Brain-Inspired Computation by Co-design of Device, Circuit, and System, in: 2021 IEEE International Electron Devices Meeting, IEDM, 2021, pp. 25.5.1\u201325.5.4.","DOI":"10.1109\/IEDM19574.2021.9720546"},{"issue":"1","key":"10.1016\/j.mejo.2026.107279_b13","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/JSSC.2024.3457676","article-title":"An edge accelerator with 5 MB of 0.256-pJ\/bit embedded RRAM and a localization solver for bristle robot surveillance","volume":"60","author":"Spetalnick","year":"2025","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107279_b14","doi-asserted-by":"crossref","unstructured":"Wei-Hao Chen, Kai-Xiang Li, Wei-Yu Lin, Kuo-Hsiang Hsu, Pin-Yi Li, Cheng-Han Yang, Cheng-Xin Xue, En-Yu Yang, Yen-Kai Chen, Yun-Sheng Chang, Tzu-Hsiang Hsu, Ya-Chin King, Chorng-Jung Lin, Ren-Shuo Liu, Chih-Cheng Hsieh, Kea-Tiong Tang, Meng-Fan Chang, A 65nm 1Mb nonvolatile computing-in-memory ReRAM macro with sub-16ns multiply-and-accumulate for binary DNN AI edge processors, in: 2018 IEEE International Solid-State Circuits Conference -, ISSCC, 2018, pp. 494\u2013496.","DOI":"10.1109\/ISSCC.2018.8310400"},{"issue":"7792","key":"10.1016\/j.mejo.2026.107279_b15","doi-asserted-by":"crossref","first-page":"641","DOI":"10.1038\/s41586-020-1942-4","article-title":"Fully hardware-implemented memristor convolutional neural network","volume":"577","author":"Yao","year":"2020","journal-title":"Nature"},{"key":"10.1016\/j.mejo.2026.107279_b16","doi-asserted-by":"crossref","unstructured":"Qi Liu, Bin Gao, Peng Yao, Dong Wu, Junren Chen, Yachuan Pang, Wenqiang Zhang, Yan Liao, Cheng-Xin Xue, Wei-Hao Chen, Jianshi Tang, Yu Wang, Meng-Fan Chang, He Qian, Huaqiang Wu, 33.2 A Fully Integrated Analog ReRAM Based 78.4TOPS\/W Compute-In-Memory Chip with Fully Parallel MAC Computing, in: 2020 IEEE International Solid-State Circuits Conference -, ISSCC, 2020, pp. 500\u2013502.","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"10.1016\/j.mejo.2026.107279_b17","doi-asserted-by":"crossref","unstructured":"Je-Min Hung, Yen-Hsiang Huang, Sheng-Po Huang, Fu-Chun Chang, Tai-Hao Wen, Chin-I Su, Win-San Khwa, Chung-Chuan Lo, Ren-Shuo Liu, Chih-Cheng Hsieh, Kea-Tiong Tang, Yu-Der Chih, Tsung-Yung Jonathan Chang, Meng-Fan Chang, An 8-Mb DC-Current-Free Binary-to-8b Precision ReRAM Nonvolatile Computing-in-Memory Macro using Time-Space-Readout with 1286.4-21.6TOPS\/W for Edge-AI Devices, in: 2022 IEEE International Solid-State Circuits Conference, ISSCC, Vol. 65, 2022, pp. 1\u20133.","DOI":"10.1109\/ISSCC42614.2022.9731715"},{"key":"10.1016\/j.mejo.2026.107279_b18","doi-asserted-by":"crossref","first-page":"205","DOI":"10.1109\/LSSC.2025.3589580","article-title":"A RRAM-based CIM design with in-situ transposable computing and hybrid-precision scheme for edge learning","volume":"8","author":"Wei","year":"2025","journal-title":"IEEE Solid-State Circuits Lett."},{"issue":"1","key":"10.1016\/j.mejo.2026.107279_b19","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/TCSI.2025.3597268","article-title":"Time-based sensing with linear current-to-time conversion for multi-level resistive memory","volume":"73","author":"An","year":"2026","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"issue":"5","key":"10.1016\/j.mejo.2026.107279_b20","first-page":"1640","article-title":"Efficient and robust nonvolatile computing-in-memory based on voltage division in 2T2R RRAM with input-dependent sensing control","volume":"68","author":"Wang","year":"2021","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"1","key":"10.1016\/j.mejo.2026.107279_b21","doi-asserted-by":"crossref","first-page":"68","DOI":"10.1109\/JSSC.2021.3101209","article-title":"A 40-nm, 64-Kb, 56.67 TOPS\/W voltage-sensing computing-in-memory\/digital RRAM macro supporting iterative write with verification and online read-disturb detection","volume":"57","author":"Yoon","year":"2022","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"10.1016\/j.mejo.2026.107279_b22","doi-asserted-by":"crossref","first-page":"1779","DOI":"10.1109\/TVLSI.2025.3545866","article-title":"An RRAM digital computing-in-memory macro with dual-mode multiplication and maximum value rounding adder tree","volume":"33","author":"Ye","year":"2025","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"2","key":"10.1016\/j.mejo.2026.107279_b23","first-page":"416","article-title":"An RRAM-based digital computing-in-memory macro with dynamic voltage sense amplifier and sparse-aware approximate adder tree","volume":"70","author":"He","year":"2023","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"issue":"8","key":"10.1016\/j.mejo.2026.107279_b24","doi-asserted-by":"crossref","first-page":"3284","DOI":"10.1109\/TCSI.2022.3168053","article-title":"A 64 Kb reconfigurable full-precision digital ReRAM-based compute-in-memory for artificial intelligence applications","volume":"69","author":"Sharma","year":"2022","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.mejo.2026.107279_b25","doi-asserted-by":"crossref","unstructured":"Fan Zhang, Wangxin He, Injune Yeo, Maximilian Liehr, Nathaniel Cady, Yu Cao, Jae-Sun Seo, Deliang Fan, A 65nm RRAM Compute-in-Memory Macro for Genome Sequencing Alignment, in: ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference, ESSCIRC, 2023, pp. 117\u2013120.","DOI":"10.1109\/ESSCIRC59616.2023.10268783"},{"issue":"10","key":"10.1016\/j.mejo.2026.107279_b26","doi-asserted-by":"crossref","first-page":"3626","DOI":"10.1109\/JSSC.2025.3577335","article-title":"A 28-nm RRAM\/SRAM collaborative CIM accelerator supporting RRAM-endurance-latency awareness for edge fine-tuning","volume":"60","author":"Mu","year":"2025","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"10.1016\/j.mejo.2026.107279_b27","doi-asserted-by":"crossref","first-page":"845","DOI":"10.1109\/JSSC.2022.3141370","article-title":"A 40-nm 118.44-TOPS\/W voltage-sensing compute-in-memory RRAM macro with write verification and multi-bit encoding","volume":"57","author":"Yoon","year":"2022","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107279_b28","doi-asserted-by":"crossref","unstructured":"Cheng-Xin Xue, Tsung-Yuan Huang, Je-Syu Liu, Ting-Wei Chang, Hui-Yao Kao, Jing-Hong Wang, Ta-Wei Liu, Shih-Ying Wei, Sheng-Po Huang, Wei-Chen Wei, Yi-Ren Chen, Tzu-Hsiang Hsu, Yen-Kai Chen, Yun-Chen Lo, Tai-Hsing Wen, Chung-Chuan Lo, Ren-Shuo Liu, Chih-Cheng Hsieh, Kea-Tiong Tang, Meng-Fan Chang, 15.4 A 22nm 2Mb ReRAM Compute-in-Memory Macro with 121-28TOPS\/W for Multibit MAC Computing for Tiny AI Edge Devices, in: 2020 IEEE International Solid-State Circuits Conference -, ISSCC, 2020, pp. 244\u2013246.","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"10.1016\/j.mejo.2026.107279_b29","doi-asserted-by":"crossref","unstructured":"An Guo, Xi Chen, Fangyuan Dong, Jinwu Chen, Zhihang Yuan, Xing Hu, Yuanpeng Zhang, Jingmin Zhang, Yuchen Tang, Zhican Zhang, Gang Chen, Dawei Yang, Zhaoyang Zhang, Lizheng Ren, Tianzhu Xiong, Bo Wang, Bo Liu, Weiwei Shan, Xinning Liu, Hao Cai, Guangyu Sun, Jun Yang, Xin Si, 34.3 A 22nm 64kb Lightning-Like Hybrid Computing-in-Memory Macro with a Compressed Adder Tree and Analog-Storage Quantizers for Transformer and CNNs, in: 2024 IEEE International Solid-State Circuits Conference, ISSCC, Vol. 67, 2024, pp. 570\u2013572.","DOI":"10.1109\/ISSCC49657.2024.10454278"},{"issue":"9","key":"10.1016\/j.mejo.2026.107279_b30","doi-asserted-by":"crossref","first-page":"2868","DOI":"10.1109\/JSSC.2022.3163197","article-title":"A 40-nm MLC-RRAM compute-in-memory macro with sparsity control, on-chip write-verify, and temperature-independent ADC references","volume":"57","author":"Li","year":"2022","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107279_b31","doi-asserted-by":"crossref","unstructured":"M. Jagadeshwar Rao, Sanjay Dubey, A high speed and area efficient Booth recoded Wallace tree multiplier for fast arithmetic circuits, in: 2012 Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics, 2012, pp. 220\u2013223.","DOI":"10.1109\/PrimeAsia.2012.6458658"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002353?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002353?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,8,4]],"date-time":"2026-08-04T23:46:02Z","timestamp":1785887162000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126002353"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":31,"alternative-id":["S1879239126002353"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107279","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"An RRAM digital computing-in-memory macro using multi-level cell encoding and single reference readout scheme","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107279","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Published by Elsevier Ltd.","name":"copyright","label":"Copyright"}],"article-number":"107279"}}