{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T14:21:22Z","timestamp":1783606882708,"version":"3.55.0"},"reference-count":29,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["92373119"],"award-info":[{"award-number":["92373119"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1016\/j.mejo.2026.107292","type":"journal-article","created":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T16:34:34Z","timestamp":1780418074000},"page":"107292","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["A 6.3-to-14.1-GHz low-jitter fractional-N PLL utilizing a glitch-free bidirectional phase switch with a dedicated DSM"],"prefix":"10.1016","volume":"175","author":[{"given":"Jiamin","family":"Li","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yu","family":"He","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sai","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zedong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"He","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hua","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuqiang","family":"Zheng","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"3","key":"10.1016\/j.mejo.2026.107292_b1","doi-asserted-by":"crossref","first-page":"1043","DOI":"10.1109\/JSSC.2024.3447021","article-title":"A 6.5-to-8-GHz cascaded dual-fractional-N digital PLL achieving -52.79-dBc fractional spur with 50-MHz reference","volume":"60","author":"Xu","year":"2025","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107292_b2","doi-asserted-by":"crossref","unstructured":"S. Kim, B. Ham, M. Cho, S. Oh, J. Lee, T.B. Cho, A 14nm FinFET Sub-Picosecond Jitter Fractional-N Ring PLL for 5G Wireless Communication, in: Proc. IEEE Radio Freq. Integr. Circuits Symp., RFIC, 2018, pp. 40\u201343.","DOI":"10.1109\/RFIC.2018.8429027"},{"key":"10.1016\/j.mejo.2026.107292_b3","doi-asserted-by":"crossref","unstructured":"Z. Huang, S. Kong, F. Chen, A 6.4GHz Fractional-N PLL with 96.6fsrms Jitter and -257.4dB FoM, in: Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits), 2025, pp. 1\u20133.","DOI":"10.23919\/VLSITechnologyandCir65189.2025.11075194"},{"key":"10.1016\/j.mejo.2026.107292_b4","doi-asserted-by":"crossref","unstructured":"Z. Huang, F. Chen, S. Kong, A 5GHz Fractional-N PLL with 97fsrms Jitter and -255.3dB FoM, in: Proc. IEEE Symp. VLSI Technol. Circuits (VLSI Technol. Circuits), 2024, pp. 1\u20132.","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631416"},{"issue":"11","key":"10.1016\/j.mejo.2026.107292_b5","doi-asserted-by":"crossref","first-page":"4108","DOI":"10.1109\/TCSI.2019.2925181","article-title":"Prediction of phase noise and spurs in a nonlinear fractional- N frequency synthesizer","volume":"66","author":"Donnelly","year":"2019","journal-title":"IEEE Trans. Circuits Syst. I, Reg. Pap."},{"key":"10.1016\/j.mejo.2026.107292_b6","doi-asserted-by":"crossref","first-page":"105833","DOI":"10.1016\/j.mejo.2023.105833","article-title":"A low jitter fractional PLL with offset current charge pump","volume":"138","author":"Wu","year":"2023","journal-title":"Microelectron. J.","ISSN":"https:\/\/id.crossref.org\/issn\/1879-2391","issn-type":"print"},{"key":"10.1016\/j.mejo.2026.107292_b7","doi-asserted-by":"crossref","first-page":"106972","DOI":"10.1016\/j.mejo.2025.106972","article-title":"Design and analysis of a wideband low-fractional-spur, low-jitter fractional-N digital PLL","volume":"167","author":"Zhan","year":"2026","journal-title":"Microelectron. J.","ISSN":"https:\/\/id.crossref.org\/issn\/1879-2391","issn-type":"print"},{"key":"10.1016\/j.mejo.2026.107292_b8","doi-asserted-by":"crossref","first-page":"106525","DOI":"10.1016\/j.mejo.2024.106525","article-title":"A DTC-based fractional-N ADPLL using dual-core noise circulating DCO and loop bandwidth control techniques","volume":"156","author":"Xu","year":"2025","journal-title":"Microelectron. J.","ISSN":"https:\/\/id.crossref.org\/issn\/1879-2391","issn-type":"print"},{"key":"10.1016\/j.mejo.2026.107292_b9","doi-asserted-by":"crossref","unstructured":"G. Jin, F. Feng, X. Gao, W. Chen, Y. Shu, X. Luo, A 3.3-4.5GHz Fractional-N Sampling PLL with A Merged Constant Slope DTC and Sampling PD in 40nm CMOS, in: Proc. IEEE Radio Freq. Integr. Circuits Symp., RFIC, 2021, pp. 63\u201366.","DOI":"10.1109\/RFIC51843.2021.9490495"},{"key":"10.1016\/j.mejo.2026.107292_b10","doi-asserted-by":"crossref","unstructured":"Q. Zhang, S. Su, C.-R. Ho, M.S.-W. Chen, 29.4 A Fractional-N Digital MDLL with Background Two-Point DTC Calibration Achieving -60dBc Fractional Spur, in: IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2021, pp. 410\u2013412.","DOI":"10.1109\/ISSCC42613.2021.9365819"},{"issue":"3","key":"10.1016\/j.mejo.2026.107292_b11","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/JSSC.2020.3033271","article-title":"A fractional-N reference sampling PLL with linear sampler and CDAC based fractional spur cancellation","volume":"56","author":"Liao","year":"2021","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"112","key":"10.1016\/j.mejo.2026.107292_b12","doi-asserted-by":"crossref","first-page":"3294","DOI":"10.1109\/JSSC.2020.3021311","article-title":"A 12-mW 10-GHz FMCW PLL based on an integrating DAC with 28-kHz RMS-frequency-error for 23-MHz\/\u03bcs slope and 1.2-GHz chirp-bandwidth","volume":"55","author":"Renukaswamy","year":"2020","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"10.1016\/j.mejo.2026.107292_b13","doi-asserted-by":"crossref","first-page":"1749","DOI":"10.1109\/JSSC.2021.3123386","article-title":"A fractional-N digitally intensive PLL achieving 428-fs jitter and <-54-dBc spurs under 50-mVpp supply ripple","volume":"57","author":"Chen","year":"2022","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"10.1016\/j.mejo.2026.107292_b14","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/JSSC.2023.3320886","article-title":"Fractional-N digital MDLL with injection-error scrambling and calibration","volume":"59","author":"Zhang","year":"2024","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"9","key":"10.1016\/j.mejo.2026.107292_b15","doi-asserted-by":"crossref","first-page":"2841","DOI":"10.1109\/JSSC.2022.3141782","article-title":"A low-jitter and low-fractional-spur ring-DCO-based fractional-N digital PLL using a DTC\u2019s second-\/third-order nonlinearity cancellation and a probability-density-shaping \u0394\u03a3m","volume":"57","author":"Hwang","year":"2022","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"3","key":"10.1016\/j.mejo.2026.107292_b16","doi-asserted-by":"crossref","first-page":"728","DOI":"10.1109\/JSSC.2023.3343952","article-title":"A DTC-free fractional-N BBPLL with FIR-embedded injection-locked-oscillator-based phase-domain lowpass filter","volume":"59","author":"Feng","year":"2024","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"11","key":"10.1016\/j.mejo.2026.107292_b17","doi-asserted-by":"crossref","first-page":"2795","DOI":"10.1109\/JSSC.2013.2282620","article-title":"A FIR-embedded phase interpolator based noise filtering for wide-bandwidth fractional-N PLL","volume":"48","author":"Jee","year":"2013","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"6","key":"10.1016\/j.mejo.2026.107292_b18","first-page":"1004","article-title":"\u0394\u03a3 fractional-N PLL with hybrid IIR noise filtering","volume":"67","author":"Tao","year":"2020","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"key":"10.1016\/j.mejo.2026.107292_b19","doi-asserted-by":"crossref","unstructured":"Y. Zhao, O. Memioglu, B. Razavi, A 56GHz 23mW Fractional-N PLL with 110fs Jitter, in: IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2022, pp. 1\u20133.","DOI":"10.1109\/ISSCC42614.2022.9731747"},{"issue":"9","key":"10.1016\/j.mejo.2026.107292_b20","doi-asserted-by":"crossref","first-page":"3611","DOI":"10.1109\/TCSI.2021.3090567","article-title":"A bias-current-free fractional-N hybrid PLL for low-voltage clock generation","volume":"68","author":"Xu","year":"2021","journal-title":"IEEE Trans. Circuits Syst. I, Reg. Pap."},{"issue":"12","key":"10.1016\/j.mejo.2026.107292_b21","doi-asserted-by":"crossref","first-page":"4470","DOI":"10.1109\/TCSI.2020.2997598","article-title":"A 0.045- to 2.5-GHz frequency synthesizer with TDC-based AFC and phase switching multi-modulus divider","volume":"67","author":"Hu","year":"2020","journal-title":"IEEE Trans. Circuits Syst. I, Reg. Pap."},{"issue":"5","key":"10.1016\/j.mejo.2026.107292_b22","doi-asserted-by":"crossref","first-page":"634","DOI":"10.1109\/TVLSI.2022.3160327","article-title":"A 12-14.5-GHz 10.2-mW -249-dB FoM fractional-N subsampling PLL with a high-linearity phase interpolator in 40-nm CMOS","volume":"30","author":"Chen","year":"2022","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"7","key":"10.1016\/j.mejo.2026.107292_b23","doi-asserted-by":"crossref","first-page":"1630","DOI":"10.1109\/JSSC.2016.2539344","article-title":"A fractional-N sub-sampling PLL using a pipelined phase-interpolator with an FoM of -250 dB","volume":"51","author":"Tharayil Narayanan","year":"2016","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"5","key":"10.1016\/j.mejo.2026.107292_b24","doi-asserted-by":"crossref","first-page":"1442","DOI":"10.1109\/TVLSI.2024.3496931","article-title":"A 7.4-9.2-GHz fractional-N differential sampling PLL based on phase-domain and voltage-domain hybrid calibration","volume":"33","author":"Bu","year":"2025","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"3","key":"10.1016\/j.mejo.2026.107292_b25","first-page":"249","article-title":"A phase-interpolator-based fractional counter for all-digital fractional-N phase-locked loop","volume":"64","author":"Choi","year":"2017","journal-title":"IEEE Trans. Circuits Syst. II, Exp. Briefs"},{"issue":"5","key":"10.1016\/j.mejo.2026.107292_b26","doi-asserted-by":"crossref","first-page":"926","DOI":"10.1109\/TCSI.2012.2189042","article-title":"Quantization noise suppression in fractional-N PLLs utilizing glitch-free phase switching multi-modulus frequency divider","volume":"59","author":"Jin","year":"2012","journal-title":"IEEE Trans. Circuits Syst. I, Reg. Pap."},{"issue":"8","key":"10.1016\/j.mejo.2026.107292_b27","doi-asserted-by":"crossref","first-page":"1028","DOI":"10.1109\/JSSC.2002.800925","article-title":"A modeling approach for \u03a3\u2212\u0394 fractional-N frequency synthesizers allowing straightforward noise analysis","volume":"37","author":"Perrott","year":"2002","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107292_b28","doi-asserted-by":"crossref","unstructured":"H.R. Kooshkaki, P.P. Mercier, A 0.55mW Fractional-N PLL with a DC-DC Powered Class-D VCO Achieving Better than -66dBc Fractional and Reference Spurs for NB-IoT, in: Proc. IEEE Custom Integr. Circuits Conf., CICC, 2020, pp. 1\u20134.","DOI":"10.1109\/CICC48029.2020.9075944"},{"key":"10.1016\/j.mejo.2026.107292_b29","doi-asserted-by":"crossref","unstructured":"S. Kundu, T. Huusari, H. Luo, A. Agrawal, E. Alban, S. Shahraini, T. Xiong, D. Lake, S. Pellerano, J. Mix, N. Kurd, M. Abdel-moneum, B. Carlton, A 2-to-2.48GHz Voltage-Interpolator-Based Fractional-N Type-I Sampling PLL in 22nm FinFET Assisting Fast Crystal Startup, in: IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2022, pp. 144\u2013146.","DOI":"10.1109\/ISSCC42614.2022.9731560"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002481?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002481?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T13:44:40Z","timestamp":1783604680000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126002481"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":29,"alternative-id":["S1879239126002481"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107292","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"A 6.3-to-14.1-GHz low-jitter fractional-N PLL utilizing a glitch-free bidirectional phase switch with a dedicated DSM","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107292","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107292"}}