{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T14:21:40Z","timestamp":1783606900380,"version":"3.55.0"},"reference-count":29,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["U23A20350"],"award-info":[{"award-number":["U23A20350"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1016\/j.mejo.2026.107319","type":"journal-article","created":{"date-parts":[[2026,6,15]],"date-time":"2026-06-15T23:39:55Z","timestamp":1781566795000},"page":"107319","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Design of a 0.75\u20131.5 GHz Fast Locking PLL With Precharge-Assisted AFC"],"prefix":"10.1016","volume":"175","author":[{"given":"Ziyu","family":"Guo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lingzhi","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiabin","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhiwei","family":"Xu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hanming","family":"Wu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4531-6645","authenticated-orcid":false,"given":"Xiaopeng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107319_b1","doi-asserted-by":"crossref","first-page":"2808","DOI":"10.1109\/TCSI.2011.2157742","article-title":"Sinusoidal Clock Sampling for Multigigahertz ADCs","volume":"58","author":"Bai","year":"2011","journal-title":"IEEE Trans. Circuits Syst. I. Regul. Pap."},{"key":"10.1016\/j.mejo.2026.107319_b2","first-page":"1749","article-title":"Performance Bounds of ADC-Based Receivers Due to Clock Jitter","volume":"70","author":"Tyagi","year":"2023","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2026.107319_b3","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2024.106184","article-title":"A TDC-assisted SAR ADC with high-speed sampling switches and fine-tuned delay cells","volume":"147","author":"Zhang","year":"2024","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107319_b4","doi-asserted-by":"crossref","unstructured":"X. Wang, T. Liu, S. Guo, et al., A 2.56 Gbps Asynchronous Serial Transceiver with Embedded 80 Mbps Secondary Data Transmission Capability in 65 nm CMOS, in: IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2018, pp. 360\u2013363.","DOI":"10.1109\/RFIC.2018.8429046"},{"key":"10.1016\/j.mejo.2026.107319_b5","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2025.106641","article-title":"A dual-channel half-rate 32 Gb\/s, 5.3 pJ\/bit SerDes transceiver with 3-tap-FFE and CTLE in 28-nm CMOS for very short reach C2C and C2M interconnection","volume":"159","author":"Liu","year":"2025","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107319_b6","series-title":"Design of Analog CMOS Integrated Circuits","author":"Razavi","year":"2017"},{"key":"10.1016\/j.mejo.2026.107319_b7","series-title":"Design of CMOS Phase-Locked Loops: From Circuit Level To Architecture Level","author":"Razavi","year":"2020"},{"key":"10.1016\/j.mejo.2026.107319_b8","series-title":"Understanding Delta-Sigma Data Converters","author":"Pavan","year":"2017"},{"key":"10.1016\/j.mejo.2026.107319_b9","first-page":"216","article-title":"A 900-MHz CMOS low-phase-noise voltage-controlled ring oscillator","volume":"48","author":"Yan","year":"2001","journal-title":"IEEE Trans. Circuits Syst. II"},{"key":"10.1016\/j.mejo.2026.107319_b10","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2025.106771","article-title":"Design and analysis of a ring-VCO based low jitter PLL","volume":"163","author":"Zou","year":"2025","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107319_b11","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1109\/4.658619","article-title":"A general theory of phase noise in electrical oscillators","volume":"33","author":"Hajimiri","year":"1998","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107319_b12","doi-asserted-by":"crossref","unstructured":"Y. Segal, A. Laufer, A. Khairi, et al., A 1.41pJ\/b 224Gb\/s PAM-4 SerDes Receiver with 31 dB Loss Compensation, in: IEEE International Solid-State Circuits Conference (ISSCC), 2022, pp. 114\u2013116.","DOI":"10.1109\/ISSCC42614.2022.9731794"},{"key":"10.1016\/j.mejo.2026.107319_b13","doi-asserted-by":"crossref","first-page":"2946","DOI":"10.1109\/JSSC.2024.3525085","article-title":"A multi-event and 7.9-ps resolution time amplification-based TDC with an ultra-low static phase error DLL using interpolator recycling technique for dToF applications","volume":"60","author":"Wang","year":"2025","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107319_b14","doi-asserted-by":"crossref","unstructured":"S. Jung, J. Jung, B. Han, et al., A 9.4MHz-to-2.4 GHz Jitter-Power Reconfigurable Fractional-N Ring PLL for Multi-Standard Applications in 7 nm FinFET CMOS Technology, in: IEEE Asian Solid-State Circuits Conference (a-SSCC). 2019., pp. 87\u201390.","DOI":"10.1109\/A-SSCC47793.2019.9056931"},{"key":"10.1016\/j.mejo.2026.107319_b15","doi-asserted-by":"crossref","first-page":"3254","DOI":"10.1109\/TMTT.2015.2469251","article-title":"Multi-Standard Hybrid PLL With Low Phase-Noise Characteristics for GSM\/EDGE and LTE Applications","volume":"63","author":"Choi","year":"2015","journal-title":"IEEE Trans. Microw. Theory Tech."},{"key":"10.1016\/j.mejo.2026.107319_b16","doi-asserted-by":"crossref","first-page":"20","DOI":"10.3390\/electronics14204008","article-title":"A Dual-Mode Adaptive Bandwidth PLL for Improved Lock Performance","volume":"14","author":"Nguyen","year":"2025","journal-title":"Electronics"},{"key":"10.1016\/j.mejo.2026.107319_b17","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2021.105233","article-title":"PFD with improved average gain and minimal blind zone combined with lock-in detection for fast settling PLLs","volume":"116","author":"H.K.","year":"2021","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107319_b18","doi-asserted-by":"crossref","first-page":"790","DOI":"10.1109\/4.766813","article-title":"Jitter and phase noise in ring oscillators","volume":"34","author":"Hajimiri","year":"1999","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107319_b19","first-page":"71","article-title":"A Low-Noise Four-Stage Voltage-Controlled Ring Oscillator in Deep-Submicrometer CMOS Technology","volume":"60","author":"Kim","year":"2013","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2026.107319_b20","doi-asserted-by":"crossref","first-page":"1039","DOI":"10.1109\/4.848214","article-title":"A family of low-power truly modular programmable dividers in standard 0.35\u03bcm CMOS technology","volume":"35","author":"Vaucher","year":"2000","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107319_b21","doi-asserted-by":"crossref","first-page":"768","DOI":"10.1109\/JSSC.2010.2040232","article-title":"A Fractional-N PLL for Multiband (0.8-6 GHz) Communications Using Binary-Weighted D\/A Differentiator and Offset-Frequency Delta\u2212Sigma Modulator","volume":"45","author":"Jian","year":"2010","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107319_b22","doi-asserted-by":"crossref","first-page":"553","DOI":"10.1109\/4.229400","article-title":"Delta-sigma modulation in fractional-N frequency synthesis","volume":"28","author":"Riley","year":"1993","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107319_b23","series-title":"Minimizing Spurious Tones in Digital Delta-Sigma Modulators","author":"Hosseini","year":"2011"},{"key":"10.1016\/j.mejo.2026.107319_b24","doi-asserted-by":"crossref","first-page":"1413","DOI":"10.1016\/j.mejo.2015.08.012","article-title":"Fast locking adaptive PLL using Dual-Edge Phase-Frequency Detector","volume":"46","author":"Li","year":"2015","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107319_b25","doi-asserted-by":"crossref","first-page":"1137","DOI":"10.1109\/JSSC.2010.2046235","article-title":"A Dynamic Phase Error Compensation Technique for Fast-Locking Phase-Locked Loops","volume":"45","author":"Chiu","year":"2010","journal-title":"IEEE J. Solid-State Circuits"},{"key":"10.1016\/j.mejo.2026.107319_b26","first-page":"2026","article-title":"A 2-3 GHz Fast-Locking PLL Using Phase Error Compensator","volume":"69","author":"Chang","year":"2022","journal-title":"IEEE Trans. Circuits Syst. II: Express Briefs"},{"key":"10.1016\/j.mejo.2026.107319_b27","doi-asserted-by":"crossref","DOI":"10.1049\/ell2.70118","article-title":"A power-saving control voltage-retention circuit for fast-locking phase-locked loops with sleep mode","volume":"60","author":"Kim","year":"2024","journal-title":"Electron. Lett."},{"key":"10.1016\/j.mejo.2026.107319_b28","doi-asserted-by":"crossref","DOI":"10.1049\/ell2.70233","article-title":"A Wide Range Integer-N PLL With Fast Frequency Settling Techniques for Multi-Standard Applications","volume":"61","author":"Jung","year":"2025","journal-title":"Electron. Lett."},{"key":"10.1016\/j.mejo.2026.107319_b29","doi-asserted-by":"crossref","unstructured":"S. Ye, K. Sun, L. Lu, et al., A Cascaded 27.6-40.8 GHz Fast-Locking Frequency Synthesizer with 104.8 fs Jitter in 65 nm CMOS, in: 2024 IEEE Asia-Pacific Microwave Conference (APMC), 2024, pp. 716\u2013718.","DOI":"10.1109\/APMC60911.2024.10867433"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002754?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002754?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T13:42:53Z","timestamp":1783604573000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126002754"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":29,"alternative-id":["S1879239126002754"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107319","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Design of a 0.75\u20131.5 GHz Fast Locking PLL With Precharge-Assisted AFC","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107319","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107319"}}