{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T14:21:10Z","timestamp":1783606870535,"version":"3.55.0"},"reference-count":30,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["62234008"],"award-info":[{"award-number":["62234008"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1016\/j.mejo.2026.107322","type":"journal-article","created":{"date-parts":[[2026,6,17]],"date-time":"2026-06-17T16:35:15Z","timestamp":1781714115000},"page":"107322","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["SAVP: Self-validating secure speculation via address-based value prediction"],"prefix":"10.1016","volume":"175","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4523-4201","authenticated-orcid":false,"given":"Kaixuan","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chao","family":"Fu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5245-0754","authenticated-orcid":false,"given":"Jun","family":"Han","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"issue":"7","key":"10.1016\/j.mejo.2026.107322_b1","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1145\/3399742","article-title":"Spectre attacks: exploiting speculative execution","volume":"63","author":"Kocher","year":"2020","journal-title":"Commun. ACM"},{"issue":"6","key":"10.1016\/j.mejo.2026.107322_b2","doi-asserted-by":"crossref","first-page":"46","DOI":"10.1145\/3357033","article-title":"Meltdown: reading kernel memory from user space","volume":"63","author":"Lipp","year":"2020","journal-title":"Commun. ACM"},{"key":"10.1016\/j.mejo.2026.107322_b3","series-title":"Proceedings of the 23rd USENIX Security Symposium, San Diego, CA, USA, August 20-22, 2014","first-page":"719","article-title":"FLUSH+RELOAD: a high resolution, low noise, L3 cache side-channel attack","author":"Yarom","year":"2014"},{"key":"10.1016\/j.mejo.2026.107322_b4","series-title":"Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security, CCS 2019, London, UK, November 11-15, 2019","first-page":"785","article-title":"SMoTherSpectre: Exploiting speculative execution through port contention","author":"Bhattacharyya","year":"2019"},{"key":"10.1016\/j.mejo.2026.107322_b5","series-title":"ASPLOS \u201921: 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Virtual Event, USA, April 19-23, 2021","first-page":"1046","article-title":"Speculative interference attacks: breaking invisible speculation schemes","author":"Behnia","year":"2021"},{"key":"10.1016\/j.mejo.2026.107322_b6","series-title":"Proceedings of the 46th International Symposium on Computer Architecture, ISCA 2019, Phoenix, AZ, USA, June 22-26, 2019","first-page":"723","article-title":"Efficient invisible speculative execution through selective delay and value prediction","author":"Sakalis","year":"2019"},{"key":"10.1016\/j.mejo.2026.107322_b7","series-title":"Speculative Taint Tracking (STT): A comprehensive protection for speculatively accessed data","author":"Yu","year":"2019"},{"issue":"11","key":"10.1016\/j.mejo.2026.107322_b8","doi-asserted-by":"crossref","first-page":"1584","DOI":"10.1109\/TC.2020.3014456","article-title":"Understanding selective delay as a method for efficient secure speculative execution","volume":"69","author":"Sakalis","year":"2020","journal-title":"IEEE Trans. Comput."},{"key":"10.1016\/j.mejo.2026.107322_b9","series-title":"Proceedings of the Great Lakes Symposium on VLSI 2023, GLSVLSI 2023, Knoxville, TN, USA, June 5-7, 2023","first-page":"433","article-title":"SVP: safe and efficient speculative execution mechanism through value prediction","author":"Wang","year":"2023"},{"key":"10.1016\/j.mejo.2026.107322_b10","series-title":"Proceedings of the 29th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 29, Paris, France, December 2-4, 1996","first-page":"226","article-title":"Exceeding the dataflow limit via value prediction","author":"Lipasti","year":"1996"},{"key":"10.1016\/j.mejo.2026.107322_b11","series-title":"Proceedings of the Thirtieth Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 30, Research Triangle Park, North Carolina, USA, December 1-3, 1997","first-page":"248","article-title":"The predictability of data values","author":"Sazeides","year":"1997"},{"key":"10.1016\/j.mejo.2026.107322_b12","series-title":"ASPLOS-VII Proceedings - Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, Cambridge, Massachusetts, USA, October 1-5, 1996","first-page":"138","article-title":"Value locality and load value prediction","author":"Lipasti","year":"1996"},{"key":"10.1016\/j.mejo.2026.107322_b13","series-title":"CVP-1 2018-1st Championship Value Prediction","first-page":"1","article-title":"Exploring value prediction with the eves predictor","author":"Seznec","year":"2018"},{"key":"10.1016\/j.mejo.2026.107322_b14","series-title":"Proceedings of the Seventh International Symposium on High-Performance Computer Architecture (HPCA\u201901), Nuevo Leone, Mexico, January 20-24, 2001","first-page":"207","article-title":"Differential FCM: increasing value prediction accuracy by improving table usage efficiency","author":"Goeman","year":"2001"},{"key":"10.1016\/j.mejo.2026.107322_b15","series-title":"20th IEEE International Symposium on High Performance Computer Architecture, HPCA 2014, Orlando, FL, USA, February 15-19, 2014","first-page":"428","article-title":"Practical data value speculation for future high-end processors","author":"Perais","year":"2014"},{"issue":"4","key":"10.1016\/j.mejo.2026.107322_b16","first-page":"49:1","article-title":"AVPP: address-first value-next predictor with value prefetching for improving the efficiency of load value prediction","volume":"15","author":"Orosa","year":"2019","journal-title":"ACM Trans. Arch. Code Optim."},{"key":"10.1016\/j.mejo.2026.107322_b17","series-title":"Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 2017, Cambridge, MA, USA, October 14-18, 2017","first-page":"423","article-title":"Load value prediction via path-based address prediction: avoiding mispredictions due to conflicting stores","author":"Sheikh","year":"2017"},{"issue":"2","key":"10.1016\/j.mejo.2026.107322_b18","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"Binkert","year":"2011","journal-title":"SIGARCH Comput. Arch. News"},{"key":"10.1016\/j.mejo.2026.107322_b19","series-title":"Fourth Workshop on Computer Architecture Research with RISC-V","first-page":"1","article-title":"Sonicboom: The 3rd generation berkeley out-of-order machine","volume":"Vol. 5","author":"Zhao","year":"2020"},{"key":"10.1016\/j.mejo.2026.107322_b20","series-title":"SPEC CPU2006 BenchmarkSuite","author":"Corporation","year":"2006"},{"key":"10.1016\/j.mejo.2026.107322_b21","series-title":"SPEC CPU2017 BenchmarkSuite","author":"Corporation","year":"2017"},{"key":"10.1016\/j.mejo.2026.107322_b22","series-title":"Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-X), San Jose, California, USA, October 5-9, 2002","first-page":"45","article-title":"Automatically characterizing large scale program behavior","author":"Sherwood","year":"2002"},{"key":"10.1016\/j.mejo.2026.107322_b23","series-title":"47th ACM\/IEEE Annual International Symposium on Computer Architecture, ISCA 2020, Virtual Event \/ Valencia, Spain, May 30 - June 3, 2020","first-page":"707","article-title":"Speculative data-oblivious execution: Mobilizing safe prediction for safe and efficient speculative execution","author":"Yu","year":"2020"},{"key":"10.1016\/j.mejo.2026.107322_b24","series-title":"Proceedings of the 50th Annual International Symposium on Computer Architecture, ISCA 2023, Orlando, FL, USA, June 17-21, 2023","first-page":"53:1","article-title":"Doppelganger loads: A safe, complexity-effective optimization for secure speculation schemes","author":"Kvalsvik","year":"2023"},{"key":"10.1016\/j.mejo.2026.107322_b25","series-title":"51st Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 2018, Fukuoka, Japan, October 20-24, 2018","first-page":"428","article-title":"InvisiSpec: Making speculative execution invisible in the cache hierarchy","author":"Yan","year":"2018"},{"key":"10.1016\/j.mejo.2026.107322_b26","series-title":"Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019, Las Vegas, NV, USA, June 02-06, 2019","first-page":"60","article-title":"SafeSpec: Banishing the spectre of a meltdown with leakage-free speculation","author":"Khasawneh","year":"2019"},{"key":"10.1016\/j.mejo.2026.107322_b27","series-title":"Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 2019, Columbus, OH, USA, October 12-16, 2019","first-page":"572","article-title":"NDA: preventing speculative execution attacks at their source","author":"Weisse","year":"2019"},{"issue":"1","key":"10.1016\/j.mejo.2026.107322_b28","first-page":"15:1","article-title":"SpecTerminator: Blocking speculative side channels based on instruction classes on RISC-V","volume":"20","author":"Jin","year":"2023","journal-title":"ACM Trans. Arch. Code Optim."},{"key":"10.1016\/j.mejo.2026.107322_b29","series-title":"33rd USENIX Security Symposium, USENIX Security 2024, Philadelphia, PA, USA, August 14-16, 2024","article-title":"SpecLFB: Eliminating cache side channels in speculative executions","author":"Cheng","year":"2024"},{"key":"10.1016\/j.mejo.2026.107322_b30","series-title":"25th IEEE International Symposium on High Performance Computer Architecture, HPCA 2019, Washington, DC, USA, February 16-20, 2019","first-page":"454","article-title":"Efficient load value prediction using multiple predictors and filters","author":"Sheikh","year":"2019"}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S187923912600278X?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S187923912600278X?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T13:42:57Z","timestamp":1783604577000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S187923912600278X"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":30,"alternative-id":["S187923912600278X"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107322","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"SAVP: Self-validating secure speculation via address-based value prediction","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107322","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107322"}}