{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T14:21:11Z","timestamp":1783606871945,"version":"3.55.0"},"reference-count":22,"publisher":"Elsevier BV","license":[{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/tdm\/userlicense\/1.0\/"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.elsevier.com\/legal\/tdmrep-license"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-017"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-012"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,9,1]],"date-time":"2026-09-01T00:00:00Z","timestamp":1788220800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-004"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["elsevier.com","sciencedirect.com"],"crossmark-restriction":true},"short-container-title":["Microelectronics Journal"],"published-print":{"date-parts":[[2026,9]]},"DOI":"10.1016\/j.mejo.2026.107324","type":"journal-article","created":{"date-parts":[[2026,6,22]],"date-time":"2026-06-22T15:59:15Z","timestamp":1782143955000},"page":"107324","update-policy":"https:\/\/doi.org\/10.1016\/elsevier_cm_policy","source":"Crossref","is-referenced-by-count":0,"special_numbering":"C","title":["Net-level routability prediction for field programmable gate arrays using feature fusion"],"prefix":"10.1016","volume":"175","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2150-303X","authenticated-orcid":false,"given":"Tingyuan","family":"Nie","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Da","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wenjie","family":"Shi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kun","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhenhao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"78","reference":[{"key":"10.1016\/j.mejo.2026.107324_b1","doi-asserted-by":"crossref","unstructured":"P.K. Chan, M.D. Schlag, J.Y. Zien, On Routability Prediction for Field-Programmable Gate Arrays, in: Proceedings of the 30th International Design Automation Conference, 1993, pp. 326\u2013330.","DOI":"10.1145\/157485.164915"},{"issue":"3","key":"10.1016\/j.mejo.2026.107324_b2","doi-asserted-by":"crossref","DOI":"10.1145\/3337930","article-title":"Novel congestion-estimation and routability-prediction methods based on machine learning for modern FPGAs","volume":"12","author":"Al-Hyari","year":"2019","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"issue":"4","key":"10.1016\/j.mejo.2026.107324_b3","doi-asserted-by":"crossref","first-page":"869","DOI":"10.1109\/TCAD.2017.2729349","article-title":"UTPlaceF: A routability-driven FPGA placer with physical and congestion aware packing","volume":"37","author":"Li","year":"2017","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"2","key":"10.1016\/j.mejo.2026.107324_b4","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1016\/j.vlsi.2010.11.003","article-title":"A pre-placement individual net length estimation model and an application for modern circuits","volume":"44","author":"Farshidi","year":"2011","journal-title":"Integration"},{"key":"10.1016\/j.mejo.2026.107324_b5","series-title":"2012 International Conference on Field-Programmable Technology","first-page":"16","article-title":"Neural network based pre-placement wirelength estimation","author":"Liu","year":"2012"},{"key":"10.1016\/j.mejo.2026.107324_b6","series-title":"2021 ACM\/IEEE 3rd Workshop on Machine Learning for CAD","first-page":"1","article-title":"Effective machine-learning models for predicting routability during FPGA placement","author":"Martin","year":"2021"},{"key":"10.1016\/j.mejo.2026.107324_b7","doi-asserted-by":"crossref","DOI":"10.1016\/j.eswa.2024.125486","article-title":"Predicting routability of FPGA design by learning complex network images","volume":"261","author":"Nie","year":"2025","journal-title":"Expert Syst. Appl."},{"key":"10.1016\/j.mejo.2026.107324_b8","doi-asserted-by":"crossref","unstructured":"Z. Xie, R. Liang, X. Xu, J. Hu, Y. Duan, Y. Chen, Net2: A Graph Attention Network Method Customized for Pre-Placement Net Length Estimation, in: Proceedings of the 26th Asia and South Pacific Design Automation Conference, 2021, pp. 671\u2013677.","DOI":"10.1145\/3394885.3431562"},{"key":"10.1016\/j.mejo.2026.107324_b9","series-title":"2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines","first-page":"63","article-title":"A machine learning approach for predicting the difficulty of FPGA routing problems","author":"Gunter","year":"2023"},{"key":"10.1016\/j.mejo.2026.107324_b10","doi-asserted-by":"crossref","unstructured":"A.D. Gunter, M. Thomas, N.P. Ghanathe, S. Wilton, Enabling Risk Management of Machine Learning Predictions for FPGA Routability, in: Proceedings of the 2024 ACM\/IEEE International Symposium on Machine Learning for CAD, MLCAD \u201924, 2024.","DOI":"10.1145\/3670474.3685969"},{"key":"10.1016\/j.mejo.2026.107324_b11","doi-asserted-by":"crossref","DOI":"10.1016\/j.mejo.2024.106544","article-title":"Shrink eFPGA tile area by using custom cells and optimizing routing congestion","volume":"156","author":"Li","year":"2025","journal-title":"Microelectron. J."},{"issue":"8","key":"10.1016\/j.mejo.2026.107324_b12","doi-asserted-by":"crossref","first-page":"942","DOI":"10.1016\/j.mejo.2007.07.122","article-title":"Evaluation, prediction and reduction of routing congestion","volume":"38","author":"Saeedi","year":"2007","journal-title":"Microelectron. J."},{"key":"10.1016\/j.mejo.2026.107324_b13","doi-asserted-by":"crossref","first-page":"321","DOI":"10.1613\/jair.953","article-title":"SMOTE: Synthetic minority over-sampling technique","volume":"16","author":"Chawla","year":"2002","journal-title":"J. Artificial Intelligence Res."},{"key":"10.1016\/j.mejo.2026.107324_b14","doi-asserted-by":"crossref","first-page":"24039","DOI":"10.1038\/s41598-021-03430-5","article-title":"Research on expansion and classification of imbalanced data based on SMOTE algorithm","volume":"11","author":"Wang","year":"2021","journal-title":"Sci. Rep."},{"key":"10.1016\/j.mejo.2026.107324_b15","doi-asserted-by":"crossref","DOI":"10.1016\/j.eswa.2022.117943","article-title":"Research on prediction of multi-class theft crimes by an optimized decomposition and fusion method based on xgboost","volume":"207","author":"Yan","year":"2022","journal-title":"Expert Syst. Appl."},{"key":"10.1016\/j.mejo.2026.107324_b16","doi-asserted-by":"crossref","unstructured":"S. Yang, A. Gayasen, C. Mulpuri, S. Reddy, R. Aggarwal, Routability-Driven FPGA Placement Contest, in: Proceedings of the 2016 International Symposium on Physical Design, 2016, pp. 139\u2013143.","DOI":"10.1145\/2872334.2886419"},{"key":"10.1016\/j.mejo.2026.107324_b17","doi-asserted-by":"crossref","unstructured":"J. Mai, J. Wang, Z. Di, G. Luo, Y. Liang, Y. Lin, OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit, in: 2023 IEEE 15th International Conference on ASIC, ASICON, 2023, pp. 1\u20134.","DOI":"10.1109\/ASICON58565.2023.10396248"},{"issue":"7","key":"10.1016\/j.mejo.2026.107324_b18","doi-asserted-by":"crossref","first-page":"2066","DOI":"10.1109\/TCAD.2021.3102007","article-title":"Accurate and robust malware detection: Running xgboost on runtime data from performance counters","volume":"41","author":"Elnaggar","year":"2022","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"10.1016\/j.mejo.2026.107324_b19","doi-asserted-by":"crossref","DOI":"10.1016\/j.eswa.2025.128712","article-title":"Technological opportunity discovery based on VERGM and random forest model","volume":"293","author":"Luo","year":"2025","journal-title":"Expert Syst. Appl."},{"key":"10.1016\/j.mejo.2026.107324_b20","doi-asserted-by":"crossref","DOI":"10.1016\/j.eswa.2022.119437","article-title":"Data complexity-based dynamic ensembling of SVMs in classification","volume":"216","author":"B.","year":"2023","journal-title":"Expert Syst. Appl."},{"key":"10.1016\/j.mejo.2026.107324_b21","series-title":"2023 ACM\/IEEE 5th Workshop on Machine Learning for CAD","first-page":"1","article-title":"The 2023 mlcad fpga macro placement benchmark design suite and contest results","author":"Bustany","year":"2023"},{"issue":"3","key":"10.1016\/j.mejo.2026.107324_b22","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/3465373","article-title":"A deep learning framework to predict routability for FPGA circuit placement","volume":"14","author":"Al-Hyari","year":"2021","journal-title":"ACM Trans. Reconfigurable Technol. Syst."}],"container-title":["Microelectronics Journal"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002808?httpAccept=text\/xml","content-type":"text\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/api.elsevier.com\/content\/article\/PII:S1879239126002808?httpAccept=text\/plain","content-type":"text\/plain","content-version":"vor","intended-application":"text-mining"}],"deposited":{"date-parts":[[2026,7,9]],"date-time":"2026-07-09T13:43:52Z","timestamp":1783604632000},"score":1,"resource":{"primary":{"URL":"https:\/\/linkinghub.elsevier.com\/retrieve\/pii\/S1879239126002808"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,9]]},"references-count":22,"alternative-id":["S1879239126002808"],"URL":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107324","relation":{},"ISSN":["1879-2391"],"issn-type":[{"value":"1879-2391","type":"print"}],"subject":[],"published":{"date-parts":[[2026,9]]},"assertion":[{"value":"Elsevier","name":"publisher","label":"This article is maintained by"},{"value":"Net-level routability prediction for field programmable gate arrays using feature fusion","name":"articletitle","label":"Article Title"},{"value":"Microelectronics Journal","name":"journaltitle","label":"Journal Title"},{"value":"https:\/\/doi.org\/10.1016\/j.mejo.2026.107324","name":"articlelink","label":"CrossRef DOI link to publisher maintained version"},{"value":"article","name":"content_type","label":"Content Type"},{"value":"\u00a9 2026 Elsevier Ltd. All rights are reserved, including those for text and data mining, AI training, and similar technologies.","name":"copyright","label":"Copyright"}],"article-number":"107324"}}